

AD-A117 736

RAYTHEON CO BEDFORD MA MISSILE SYSTEMS DIV
POWER CONDITIONING SUBSYSTEM DESIGN.(U)

F/G 10/2

JAN 82 J J MORIARTY, A M HERLING


F33615-79-C-2079


UNCLASSIFIED BR-13058

AFWAL-TR-82-2005

NL

102
404
C-7256





1.0

2.8 2.5
2.2

1.1

2.0
1.8

1.25

1.4

1.6

(12)

ADA117736

AFWAL-TR-82-2005

POWER CONDITIONING SUBSYSTEM DESIGN



J. J. Moriarty, Et al

January 1982

Interim Report for Period 17 September 1979 - 30 November 1981

DTIC FILE COPY

Approved for public release; distribution unlimited.



AERO PROPULSION LABORATORY
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND
WRIGHT-PATTERSON AIR FORCE BASE, OHIO 45433

82 08 03 006

NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Office of Public Affairs (ASD/PA) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

Gerald D. Clark

GERALD D. CLARK
Project Engineer
Power Systems Branch
Aerospace Power Division

Paul R. Bertheaud

PAUL R. BERTHEAUD
Technical Area Manager
Power Systems Branch
Aerospace Power Division

FOR THE COMMANDER

J.D. Reams

JAMES D. REAMS
Chief, Aerospace Power Division
Aero Propulsion Laboratory

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFWAL/POOS, W-PAFB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER AFWAL-TR-82-2005	2. GOVT ACCESSION NO. AD-A117736	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) POWER CONDITIONING SUBSYSTEM DESIGN	5. TYPE OF REPORT & PERIOD COVERED INTERIM SEP79-NOV81	
7. AUTHOR(s) J. J. Moriarty D. W. Shute A. M. Herling J. J. Kelleher	6. PERFORMING ORG. REPORT NUMBER BR-13058	
8. CONTRACT OR GRANT NUMBER(s) F33615-79-C-2079	9. PERFORMING ORGANIZATION NAME AND ADDRESS Raytheon Company Missile Systems Division, Bedford Laboratories Bedford, Mass. 01730	
10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 62203F; 3145-32-54	11. CONTROLLING OFFICE NAME AND ADDRESS Air Force Aero Propulsion Laboratory AFWAL/POOS	
12. REPORT DATE January 82	13. NUMBER OF PAGES 93	
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)	15. SECURITY CLASS. (of this report) UNCLASSIFIED	
	15a. DECLASSIFICATION/DOWNGRADING SCHEDULE	
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Power Conditioning Inverters Pulsed Power Pulse Forming Networks Rectifiers		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) This interim report describes the results of the first two phases of a 3-phase program to provide designs of lightweight, low volume power conditioning subsystems in the range of 500 kilowatts (kW) to 30 megawatts (MW) as part of the Air Force exploratory development program in high power airborne electrical power supply technology. These designs are based on presently available component technology such as solid-state switching devices, newly developed thyatrons and high energy density capacitors. Although these		

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

subsystems are to be operated in a burst mode, active cooling concepts have been utilized wherever they would result in an advantage in weight or volume.

Preliminary designs and approaches were determined for each of the subsystems in Phase I. In addition, those component parameters were identified which appeared to be critical in achieving minimum weights and volumes.

In Phase II detailed designs resulting in weight, volume, cooling requirements, and efficiencies have been determined for a selected group of operating points for each subsystem. The total number of operating points for all four subsystems is 296. The actual number of designs completed was less because of insurmountable limitations in SCRs for the inverter application.

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

FOREWORD

This interim report was submitted by Raytheon Company, Missile Systems Division, Bedford Laboratories, Bedford Massachusetts 01730 under Contract F33615-79-C-2079. The effort was sponsored by the Air Force Aero Propulsion Laboratory, Air Force Wright Aeronautical Laboratories, Air Force Systems Command, Wright Patterson AFB, Ohio 45433 under Project 3145-32-54. Capt. Fred Brockhurst was the Project Engineer at the beginning of the project. Capt. Jerry Clark is currently the Project Engineer. The time period covered by the report is September 17, 1979 through November 30, 1981.

The detailed designs were performed primarily by John Moriarty (Principal Investigator), Alvin Herling, John Kelleher and Donald Shute. Preliminary designs were prepared by Gordon Simcox, David Donovan ad Donald Bingley. Preliminary and detailed designs of unique magnetic components were performed by Paul Corbiere.

Accession For	
NTIS GRA&I	<input checked="" type="checkbox"/>
DTIC TAB	<input type="checkbox"/>
Unannounced	<input type="checkbox"/>
Justification	
By _____	
Distribution/	
Availability Codes	
Dist	Available or Proprietary
A	



TABLE OF CONTENTS

	<u>Page</u>
1. INTRODUCTION	1
2. PHASE I PRELIMINARY DESIGNS	3
2.1 Three-Phase Rectifiers	4
2.2 Inverter-Fed Rectifiers	4
2.3 Inverters	10
2.3.1 The Parallel Commutated Inverter	10
2.3.2 Preliminary Inverter Designs	12
2.4 Pulse Forming Network	16
2.4.1 Output Switches	16
2.4.2 PFL Capacitors	19
2.4.3 End-of-Line Clippers	20
2.4.4 PFN Preliminary Design Points	23
2.5 Critical Device Parameters	26
3. THREE PHASE RECTIFIER - PHASE II	30
3.1 Electrical Design	30
3.1.1 Design Points	30
3.1.2 Design Philosophy	30
3.1.3 Component Selection	31
3.1.4 Design	32
3.1.4.1 Series Compensation	32
3.1.5 Power Losses	38
3.1.6 Gate Triggering	41
3.1.7 Design Point Schematics	41
3.2 Mechanical Designs.	46
4. INVERTER-FED RECTIFIER PHASE II	46
4.1 Electrical Design	46
4.1.1 Design Points	46
4.1.2 Design Philosophy	46

TABLE OF CONTENTS (Cont.)

	<u>Page</u>
4.1.3 Component Selection	49
4.1.4 Design	50
4.1.4.1 Series Compensation	50
4.1.5 Power Losses	56
4.1.5.1 Rectifier Losses	56
4.1.5.2 Shunt Resistor Losses	56
4.1.6 Total Losses	59
4.2 Mechanical Design	59
 5. INVERTER PHASE II	59
5.1 Electrical Design	61
5.1.1 Inverter Design	61
5.1.2 Component Ground Rules	61
5.1.3 Design Points	62
5.1.4 Typical 0.5 MW 1 kV Module	62
5.2 Mechanical Designs	63
5.3 Summary Tables and Conclusions	63
 6. PULSE FORMING NETWORK PHASE II	68
6.1 Electrical Design Approach	68
6.1.1 Pulse Forming Lines	68
6.1.2 End-of-Line Clippers	70
6.1.3 Charging Circuits	71
6.1.4 Risetime Variations	72
6.2 Mechanical Design Approach	73
6.3 Results	73
 7. CONCLUSIONS	74

APPENDIX A
SELECTED ARTIST CONCEPTS AND SCHEMATICS

77

LIST OF ILLUSTRATIONS

<u>Figure</u>		<u>Page</u>
1	General Subsystem Specifications	2
2	Three Phase Rectifier (SCR) Schematic	5
3	Inverter-Fed Rectifier (40 kV Module) Schematic	8
4	Parallel Commutated Inverter	11
5	Parallel Commutated Bridge Inverter	13
6	Line Type Modulator Concept with Sequential Charging	17
7	Maximum HY-7 Thyratron Capability in PFN Module	18
8	Voltage Reflection Coefficient	21
9	Energy Reflection Coefficient	22
10	Typical PFN Configurations	24
11	PFN Module Two Thyratrons with Charging Circuit	25
12	SCR Operating Levels	33
13	Basic 1 kV Module	34
14	Basic 50 kV Module	35
15	GE C-613 Maximum Leakage Current	37
16	Maximum Operating P.I.V.	38
17	Forward Conduction and Reverse Leakage Losses	39
18	Reverse Recovery Loss Per SCR at the 30 MW Level	40
19	Gate Trigger Circuit	42
20	Design Point Block Diagram 21 MW/600 Hz/100 kV	43
21	Design Point Circuits 21 MW/600 Hz/100 kVdc	44
22	Design Point Block Diagram 7 MW/1.8 kHz/1 kVdc	45
23	Inverter-Fed Rectifiers Module Descriptions	51
24	Rectifier Operating Characteristics	52
25	Typical 40 kV Module	53
26	Reverse Leakage	55
27	Forward Power Dissipation for Inverter-Fed Rectifiers	57
28	Reverse Recovery Losses for Inverter-Fed Rectifier Modules	58
29	Inverter Power Transformer Design Flux Density	65

LIST OF ILLUSTRATIONS (Cont.)

<u>Figure</u>		<u>Page</u>
30	Inverter Power Transformer Core and Coil Volume Versus Output Voltage and Operating Frequency	66
31	Inverter Power Transformer Core and Coil Weight Versus Output Voltage and Operating Frequency	67
32	Three-Phase Rectifier Minimum Weight Concept for 21 MW, 100 kVdc, 600 Hz	78
33	Three-Phase Rectifier Schematic for 21 MW, 100 kVdc, 600 Hz	79
34	Three-Phase Rectifier Minimum Volume Concept for 7 MW, 1 kVdc, 1.8 kHz	80
35	Three-Phase Rectifier Schematic for 7 MW, 1 kVdc, 1.8 kHz .	81
36	Inverter-Fed Rectifier Minimum Weight Concept for 7 MW, 200 kVdc, 10 kHz	82
37	Inverter-Fed Rectifier Schematic for 7 MW, 200 kVdc, 10 kHz	83
38	Inverter-Fed Rectifier Minimum Volume Concept for 0.5 MW, 80 kVdc, 20 kHz	84
39	Inverter-Fed Rectifier Schematic for 0.5 MW, 80 kVdc, 20 kHz	85
40	Inverter Minimum Weight Concept for 7 MW, 1 kVdc in, 200 kVdc out, 10 kHz	86
41	Inverter Schematic for 7 MW, 1 kVdc in, 200 kVdc out, 10 kHz	87
42	Inverter Minimum Volume Concept for 0.5 MW, 1 kVdc in, 120 kVdc out, 15 kHz	88
43	Inverter Schematic for 0.5 MW, 1 kVdc in, 120 kVdc out, 15 kHz	89
44	PFN Minimum Weight Concept for 7 MW, 25 kJ, 20 μ sec, 280 Hz	90

LIST OF ILLUSTRATIONS (Cont.)

<u>Figure</u>		<u>Page</u>
45	PFN Schematic for 7 MW, 25 kJ, 20 μ sec, 280 Hz	91
46	PFN Minimum Volume Concept for 30 MW, 75 kJ, 5 μ sec, 400 Hz .	92
47	PFN Schematic for 30 MW, 75 kJ, 5 μ sec, 400 Hz	93

LIST OF TABLES

<u>Table</u>		<u>Page</u>
1	THREE-PHASE RECTIFIERS SUMMARY	6
2	THREE-PHASE RECTIFIERS - AIR-COOLED PARAMETERS	7
3	THREE-PHASE RECTIFIERS - WATER-COOLED PARAMETERS	7
4	INVERTER-FED RECTIFIERS SUMMARY	9
5	INVERTER-FED RECTIFIERS - PHYSICAL AND COOLING PARAMETERS	10
6	INVERTER DESIGN PARAMETERS	15
7	INVERTER PRELIMINARY DESIGN SUMMARY	15
8	PFN PRELIMINARY DESIGN POINTS	23
9	PFN SUMMARY - MINIMUM WEIGHT	27
10	PFN SUMMARY - MINIMUM VOLUME	27
11	PFN - MIN. WEIGHT - PHYSICAL AND COOLING PARAMETERS	28
12	PFN - MIN. VOLUME - PHYSICAL AND COOLING PARAMETERS	29
13	RECTIFIER DESIGN POINTS	31
14	"THREE-PHASE RECTIFIER DESIGNS"	47
15	INVERTER-FED RECTIFIER DESIGN POINTS	49
16	MANUFACTURER'S RECTIFIER RATINGS	50
17	INVERTER-FED RECTIFIER DESIGNS	60
18	INVERTER DESIGN RESULTS	69
19	PFL CLASSIFICATION	70
20	CHARGING CIRCUIT DESIGNS	72
21	PFN COMPONENT COOLING	74
22	PFN DESIGN RESULTS	75
23	PHASE II DESIGN SUMMARY	76

1. INTRODUCTION

This interim report describes the results of the first two phases of a three-phase program to provide designs of lightweight, low volume power conditioning subsystems in the range of 500 kilowatts (kW) to 30 megawatts (MW) as part of the Air Force exploratory development program in high power airborne electrical power supply technology. These designs are based on presently available component technology such as solid state switching devices, newly developed thyratrons and high energy density capacitors.

Although these subsystems are to be operated in a burst mode, active cooling concepts have been utilized wherever they would result in an advantage in weight or volume. Burst duration, duty cycle and environmental requirements have been modified wherever possible to minimize weights and volumes.

Preliminary designs and approaches were determined for each of the subsystems in Phase I. In addition, those component parameters were identified which appeared to be critical in achieving minimum weights and volumes.

In Phase II detailed designs resulting in weight, volume, cooling requirements and efficiencies have been determined for a selected group of operating points for each subsystem. The total number of operating points for all four subsystems is 296. Since each point would result in a separate design for minimum weight and minimum volume, a total of 592 point designs have been undertaken. The actual number of designs completed was less because of insurmountable limitations in SCRs for the inverter application. It is understood that these point designs will be used by the Air Force to generate algorithms for computerized systems feasibility studies.

Improvements which can be projected in the critical device parameters will be compiled by the Air Force with the cooperation of device manufacturers. In Phase III, the detailed designs of Phase II will be modified where appropriate to show reductions in weight and volume that may be expected with the projected improvements in device parameters. A summary of the subsystem specification ranges is shown in Figure 1 in the form of a block diagram for a typical system which could be composed of the subsystems under study. Only those subsystems shown below the dashed line in the figure are considered in this study. Furthermore, interfacing components between subsystems have not




Figure 1 - General Subsystem Specifications

been included, since such components would vary considerably with overall system packaging and insulation approaches. It should be understood that many complete systems could be conceived which would not include all four subsystems shown in the block diagram.

The environmental and operational limitations used in Phase I are summarized below:

- Ambient air and water temperature : 20°C
- Active cooling media : circulating air and water
- Altitude : sea level to 10,000 ft
- Burst duration : 5 min.
- Operating life : 100 hr

In an effort to reduce the subsystem size and weight, these restrictions were modified in Phase II as follows:

- Active cooling media : air, oil, water, Freon
- Burst duration : 2 min.

A summary of the Phase I results is given in the next section, and the Phase II designs for each of the subsystems are described in the four subsequent sections.

2. PHASE I PRELIMINARY DESIGNS

The purpose of Phase I was to develop design concepts for the four subsystems and to test these concepts by preparing preliminary designs in both minimum weight and minimum volume configurations at six design points within the range of interest for each subsystem. In addition, this preliminary design effort was required to determine those device parameters which would have a critical effect on subsystem weight or volume.

The results of this effort were presented to Air Force and device manufacturer audiences on the 12th and 26th of February 1981. The following paragraphs briefly summarize the material that was presented.

2.1 Three-Phase Rectifiers

Designs of the three phase rectifiers were formulated at low and medium power levels because of component availability. A low, medium and high frequency design point was selected to examine the power dissipation. The schematic in Figure 2 shows the components examined in this design.

The electrical design approach was based on 50 percent voltage derating and 30 percent current derating of the SCRs. In these designs, the current derating was actually greater than 30 percent because of limited component selections. Although the junction temperature was not used as a design parameter, it was not allowed to exceed 90 percent of the manufacturer's rating.

A maximum module voltage of 50 kV was chosen to limit to 55 the number of SCRs to be connected together in series. It was felt that other points in the 200 kV range could be attained by means of stacking the 50 kV modules. It was necessary to water-cool the SCRs and therefore to have sufficiently long, cool, dielectric tubing to provide higher voltage isolation through the water.

The results of the mechanical design are more readily categorized by cooling technique than by the reduction of weight or volume. As shown in Tables 1, 2, and 3, the air-cooled designs are generally lower in weight, whereas water-cooled designs are lower in volume.

Critical SCR parameters which were found to affect these designs include component packaging, reverse recovery, reverse breakdown and forward current ratings. Of these, component packaging had by far the greatest influence.

2.2 Inverter-Fed Rectifiers

The power and frequency range of the inverter-fed rectifier design points were based on the same rationale as was used to select the three-phase rectifier points. A maximum module voltage of 40 kV was chosen to limit to 125 the number of rectifiers to be connected in series. Modular stacking was assumed for point design voltages up to 200 kV. The components of a 40 kV module are shown within the dashed lines of the schematic in Figure 3.




Figure 2 - Three Phase Rectifier (SCR) Schematic

TABLE I
THREE-PHASE RECTIFIERS SUMMARY

POWER (MW)	0.5	0.5	0.5	14	14	14
VOLTAGE (kV dc)	1.0	1.0	1.0	50	50	50
FREQUENCY (Hz)	200	1200	2500	200	1200	2500
<u>AIR-COOLED</u>						
WEIGHT (lb)	37	180		1765		
VOLUME (ft ³)	0.52	3.09		32		
DENSITY (lb ft ³)	71.2	58.3		55.2		
<u>WATER-COOLED</u>						
DRY WEIGHT (lb)	23.7	94.8		868		
WET WEIGHT (lb)	24.5	98		903		
VOLUME (ft ³)	0.55	2.2		41.9		
DENSITY (lb/ft ³)	44.5	44.5		21.6		
PWR/VOL (kW/ft ³)	909	228		334		
PWR/WT (kW/lb)	20.4	5.1		15.5		
HEAT LOAD (kW)	0.81	6.67	7.85	28.5	47.6	66.1
EFFICIENCY (%)	99.8	98.7	98.4	99.8	99.7	99.5
SCR TYPE (GE)	613L	C444M	C444M	613L		

TABLE 2
THREE-PHASE RECTIFIERS - AIR-COOLED PARAMETERS

Point Design #	1	2	3	4	5	6
POWER MW	0.5	0.5	0.5	14	14	14
VOLTAGE KVDC	1.0	1.0	1.0	50	50	50
FREQUENCY Hz	200	1200	2500	200	1200	2500
WEIGHT DRY lb.	37	180	180	1765	1765	1765
WEIGHT WET lb.	-	-	-	-	-	-
VOLUME ft ³	0.52	3.09	3.09	31.96	31.96	31.96
DENSITY lb/ft ³	71.2	58.3	58.3	55.23	55.23	55.23
TOTAL HEAT LOSS kW	0.81	6.67	7.85	28.5	47.6	66.1
COOLING AIR 20°C AMB.						
CFM	85.5	950	950	9492	9492	9492
Δ P in-H ₂ O	≤0.5	2.0	2.0	≤0.4	≤0.4	≤0.4
Δ T °C	24.5	18.0	21.0	7.8	13.0	18.0

TABLE 3
THREE-PHASE RECTIFIERS - WATER-COOLED PARAMETERS

Point Design #	1	2	3	4	5	6
POWER MW	0.5	0.5	0.5	14	14	14
VOLTAGE KVDC	1.0	1.0	1.0	50	50	50
FREQUENCY Hz	200	1200	2500	200	1200	2500
WEIGHT DRY lb.	23.7	94.8	94.8	868	868	868
WEIGHT WET lb.	24.5	98.0	98.0	903	903	903
VOLUME ft ³	0.55	2.19	2.19	41.94	41.94	41.94
DENSITY lb/ft ³	44.55	44.75	44.75	21.53	21.53	21.53
TOTAL HEAT LOSS kW	0.81	6.67	7.85	28.5	47.6	66.1
WATER COOLING 20°C AMB.						
GPM	1.0	1.0	1.0	12.0	12.0	12.0
Δ P PSI	2.0	8.0	8.0	16.0	16.0	16.0
Δ T °C	3.0	25.0	29.5	9.0	15.0	20.9




Figure 3 - Inverter Fed Rectifier (40 kV Module) Schematic

Water cooling was provided to the rectifiers by means of long, coiled, dielectric tubing to provide high voltage isolation in the water. Weight and volume of the preliminary designs were found to depend only on average power level. Distinct concepts and designs for minimum weight and minimum volume were not found. The results are summarized in Tables 4 and 5.

Critical diode parameters were found to be similar to those listed for SCRs in the three-phase rectifiers.

TABLE 4
INVERTER-FED RECTIFIERS SUMMARY

POWER (MW)	0.5	0.5	0.5	7	7	7
VOLTAGE (kV dc)	40	40	40	80	80	80
FREQUENCY (kHz)	5	15	25	5	15	25
DRY WEIGHT (lb)		157			1374	
WET WEIGHT (lb)		169			1440	
VOLUME (ft ³)		6.75			50	
DENSITY (lb/ft ³)		25			28.8	
PWR/VOL (kW/ft ³)		74			140	
PWR/WT (kW/lb)		3			4.9	
HEAT LOAD (kW)	11.2	19.5	32.8	140.1	234.9	329.6
EFFICIENCY (%)	97.8	96.2	93.8	98	96.8	95.5
RECTIFIER TYPE (IR)	40HFL100S02			251UL100S15		

TABLE 5
INVERTER-FED RECTIFIERS - PHYSICAL AND COOLING PARAMETERS

Point Design #	1	2	3	4	5	6
POWER MW	0.5	0.5	0.5	7.0	7.0	7.0
VOLTAGE KVDC	40	40	40	80	80	80
FREQUENCY KHz	5	15	25	5	15	25
DRY WEIGHT lb.	157	157	157	1374	1374	1374
WET WEIGHT lb.	169	169	169	1440	1440	1440
VOLUME ft ³	6.75	6.75	6.75	50	50	50
DENSITY lb/ft ³	25.0	25.0	25.0	28.8	28.8	28.8
TOTAL HEAT LOSS kW COOLING AIR 20°C AMB.	11.2	19.5	32.8	140.1	234.9	329.6
GPM	6.0	6.0	12.0	24	24	36
Δ P PSI	2.0	2.0	8.0	3.8	3.8	5.6
Δ T °C	6.5	12.3	10.0	21.8	36.8	34.7
(DIODE JUNCT. TEMP. °C)	(54.0)	(76.0)	(100.0)	(81.0)	(123.0)	(145.0)

2.3 Inverters

In general, SCR inverters are categorized according to the means that is used to commutate or "turn off" the SCRs which are being used as switches to alternately reverse the polarity of a dc power source to an ac load.

Since the weight and volume of the inverter subsystem are determined primarily by the choice of components, packaging and cooling techniques, rather than by the particular circuit concept, the ready availability of hardware experience plus computer software favored the selection of the parallel commutated inverter in this study.

2.3.1 The Parallel Commutated Inverter

The parallel commutated inverter is a sinewave inverter. A sinewave is insured by choosing the characteristic impedance of the resonant components to be sufficiently less than the load impedance to guarantee oscillation. Typically, a circuit is run at a Q of approximately five. The term "parallel" in the inverter nomenclature refers to the position of the capacitors in the resonant circuit relative to the load.

In the simplified schematic of Figure 4, when SCR_1 is triggered, current flows sinusoidally through L_1 into C_2 and C_1 . The two capacitors are usually equal and effectively connected in parallel with each other through the low source impedance of the "DC_{IN}" power supply, since the power supply output capacitor $C \gg C_1$. The resonant frequency is determined by L_1 and $C_1 + C_2$. The load is connected in parallel with the commutating capacitors. Once the capacitors are peak charged, current will flow back through L_1 via the diode D_1 . Triggering SCR_2 will produce a similar action in L_2 .

Regulation is achieved, that is, power to the load is varied, by changing the time that SCR_2 is triggered relative to triggering of SCR_1 . For example, when D_1 is conducting, the voltage at the junction of C_1 and C_2 is greater than $V_{dc}/2$. Triggering SCR_2 at this time will produce greater than normal current in L_2 which in turn will charge C_1 and C_2 to a greater than normal peak negative voltage, thereby increasing the peak-to-peak voltage of the sinewave output. Since the load is connected to this point, the load power will increase proportionately. If the triggering of SCR_1 intrudes on the conduction of D_2 , a similar result will occur in the positive direction.




Figure 4 - Parallel Commutated Inverter

The parallel commutating inverter shown in Figure 5 is comprised of two inverters of the type shown in Figure 4 with the load connected in series between the inverters but in parallel with the commutating capacitors of each.

Four additional components are used in each section of this configuration. A saturable reactor (L_S) controls the di/dt applied to the SCR and diode. A damping resistor R_D damps the ringing of the saturable reactor once the diode has stopped conducting. A snubber network consisting of a resistor (R_{SN}) and a capacitor (C_{SN}) controls the rate of reapplied voltage (dv/dt) across the SCR. The coupling capacitor (C_C) is used to prevent inverter failure in the event of a load short circuit.

Regulation is achieved in the bridge inverter by varying the phase shift of side B relative to side A. Both halves of the inverter are resonant at the same frequency. If both sides are in phase, the voltage impressed across the transformer will be zero; conversely, if both sides are 180 deg out of phase, maximum voltage will be impressed across the transformer. In a typical mode of operation both halves of the parallel commutating bridge inverter are started up in phase. The phase of side B is slowly delayed relative to side A until the desired rectified dc output voltage is achieved. Maximum phase shift allowed is usually 144 deg since this will produce 95 percent of the maximum available voltage. Increasing the phase shift the final 36 deg produces only 5 percent increase in voltage and can lead to regulator stability problems, whereas decreasing the phase shift 36 deg to 108 deg produces 14 percent decrease in voltage and is more easily controllable. Varying the phase between 97 deg and 144 deg will handle the normal ± 10 percent line variations usually encountered by this type of regulator.

2.3.2 Preliminary Inverter Designs

Design points were chosen to explore the minimum and maximum input voltages and the low, medium, and high points of the SCR frequency. A circuit current limit of 1000A rms was chosen based on our understanding of SCR rating and current densities which are reasonable for magnetic components, capacitors and connectors. This current level could be sustained at 5 kHz but was SCR-limited at the higher frequencies.




Figure 5 - Parallel Commutated Bridge Inverter

Discussions with several capacitor manufacturers led to the conclusion that there is insufficient experience and data to describe commutating capacitors which are lightweight and low volume and take advantage of the reduced life requirements of the subsystem in this study. Therefore, the capacitor parameters were based on work reported by Gilmour in 1977⁽¹⁾ with the following additional provisions:

- Capacitor unit rms currents were limited to 175A by single bushing capabilities.
- Resistive losses were added and estimated to be of the same order as the dielectric losses.

From the considerations of the dissipation factor and frequency characteristics, a dielectric system of polypropylene/silicone oil was assumed for the capacitors. This dielectric system has been found to be particularly advantageous for frequencies greater than 10 kHz, and the dissipation factor (0.001 at 10 kHz) is essentially uniform out to 25 kHz. Allowing for resistive losses and an operating time of five min resulted in an estimated capacitor energy density of 2.75 joules/lb at 10 kHz which is about one-third the density reported in reference 1 for two min operation, neglecting resistive losses.

The inverter design approach utilized existing computer software to determine parameter values for the circuit shown in Figure 5. Six design points which span the frequency range and input voltage range are listed in Table 6. For 1 kV inputs the SCR configurations are reasonable but module power drops to only 200 kW as the frequency is increased to 25 kHz. At 28 kV input the required number of series SCRs becomes impractical.

Weights and volumes for realizable design points are given in Table 7. The minimum weight designs are air-insulated and utilize both air and water for cooling. Minimum volume designs are immersed in oil for voltage insulation and utilize water plus the heat capacity of the oil for cooling. Consequently the larger spacings required in air increase the volume of the air-insulated designs. Similarly, the weight of the oil nearly doubles the weights of the minimum volume designs as the price for the closer spacing afforded in the liquid dielectric.

(1) A. S. Gilmour, Jr., "Power Conditioning Systems for High-Power, Airborne, Pulsed Applications", IEEE Trans. on Aerospace and Electronic Systems, Vol. AES-13, p. 660 (Nov. 1977).

TABLE 6
INVERTER DESIGN PARAMETERS

Freq kHz	1 kV				28 kV				Available Recovery Time μs
	I _{RMS} AMP	Power Mw	SCR Type	No. SCR	I _{RMS} AMP	Power Mw	SCR Type	No. SCR	
5	1000	0.81	W T9GH081132DH	4	1000	22.1	AS For 1 kV	72	50
10	770	0.52	W-CODE R270CH06 FNO	4	770	15.7	AS For 1 kV	92	25
25	300	0.20	G.E. C444M	4	300	6.1	AS For 1 kV	97	10

TABLE 7
INVERTER PRELIMINARY DESIGN SUMMARY

POWER MW	0.5	0.5	0.5	0.5
VOLTAGE kV	1	1	1	1
FREQUENCY kHz	5	10	5	10
	MIN. WT.	MIN. WT.	MIN. VOL.	MIN. VOL.
DRY WEIGHT lb.	613	431	1120	711
WET WEIGHT lb.	625	443	1132	723
VOLUME ft ³	23.94	14.81	14.36	8.89
DENSITY lb/ft ³	26.1	29.9	78.8	81.3
TOTAL HEAT LOSS kW	50.3	42.3	50.3	42.3
AIR - 20°C AMB.				
CFM	900	148	-	-
Δ T, °C	20	20	-	-
Δ P, In-H ₂ O	0.5	0.5	-	-
WATER - 20°C - AMB.				
GPM	5	5.34	5	5.34
Δ T, °C	20	20	20	20
Δ P, PSI	10	10	10	10

2.4 Pulse Forming Network

The term "Pulse Forming Network (PFN)" in this study includes all of the elements of a line type modulator such as charge and discharge switches as well as the lumped-element delay line commonly known either as a PFN or a pulse-forming line (PFL).

The design concept employed in this study is the line modulator with sequential charging shown schematically in Figure 6. Although the figure illustrates a complete pulse power conditioning system, the PFN subsystem designs include only those elements starting with the command charge switch and ending with the thyratron and its accessories.

For the majority of the point designs several PFL/thyratron modules are required, a feature which leads easily to the concept of sequentially charging individual modules or groups of modules in order to smooth the load on the prime power. This concept also keeps charging switches and chokes at reasonable sizes. The most influential elements of the PFN subsystem are, as one might expect, the switches and capacitors.

2.4.1 Output Switches

Because of the range of repetition rates required in this study it is straightforward to choose thyratrons as the output switches over other alternatives such as spark gaps. The EG&G HY-7 (MAPS-40) tube represents the state-of-the-art in conventional thyatrons with a normal di/dt range. Parameter ranges of the HY-7 have been expressed in nomograph form in Figure 7. The limit line of the chart simultaneously defines both the peak and average power limitations of the HY-7. The maximum peak power delivered to the load through a single HY-7 is given by:

$$P_o = 1/2 I_{PK} V_{PK} = (1/2)(40 \text{ kV})(50 \text{ kA}) = 1000 \text{ MW}$$

The maximum average power P_{av} delivered to the load through a single HY-7 is one megawatt which is the same as delivering the maximum peak power above at 0.1 percent duty.

For example, at a pulse duration τ of 10 μsec , the maximum capabilities of the HY-7 limit the peak energy to 10 kJ (peak power limitation) and the pulse repetition frequency (PRF) to 100 pps (average power limitation). These limits are illustrated as follows:




Figure 6 - Line Type Modulator Concept with Sequential Charging




Figure 7 - Maximum HY-7 Thyatron Capability in PFN Module

$$\text{Peak Energy} = P_0 T = (1000 \text{ MW}) (10^{-5} \text{ sec}) = 10 \text{ kJ}$$

$$\text{PRF}_{\max} = \frac{P_{av}}{P_0 T} = \frac{10^6 \text{ W}}{10^4 \text{ J}} = 100 \text{ pps}$$

The safe operating area presented in the nomograph is based upon the full utilization of the peak and average power capabilities of the HY-7. Referring to the above example, if a 10- μ sec pulse of only 5 kJ were used, then the average power capability would allow a maximum PRF of 200 pps. That is, one can move along the limit line only toward reduced peak energy per pulse.

The number of HY-7 thyratrons required by a particular set of parameters may be determined either by the peak or average power limitation. The nomograph is simply a tool to simplify analysis so that the maximum utilization of the switches at their simultaneous peak and average power capabilities may be achieved in a system under design thereby optimizing the system with respect to the switches.

2.4.2 PFL Capacitors

Typically, the PFL capacitors make up a substantial portion, say 25 percent, of the weight of a PFN subsystem. A strong factor in the design therefore is the allowable density at which energy can be stored in these capacitors. This energy density in turn is determined by the voltage stress which can be withstood by the capacitor dielectric while maintaining an adequate lifetime.

Recent development programs at Maxwell (2) and Hughes (3) have indicated the feasibility of pulse capacitors in the 60 to 80 J/lb range operating in bursts of 30 to 120 sec.

Since the operating time of 5 min was required during Phase I, consideration of the additional heat built-up and long thermal time constants of such components led to the decision to derate the capacitor energy density to 35 J/lb.

- (2) "High-Energy Density Pulse-Forming Network and Continued Capacitor Testing", Final Report on Contract DAAK40-77-C-0118, by Maxwell Laboratories, Inc. San Diego, Calif. (April 1980).
- (3) "Capacitors for Aircraft High Power", Final Report on Contract F33615-75-C-2021, by Hughes Aircraft Co., Culver City, Calif. (January 1980).

2.4.3 End-of-Line Clippers

The series diode and resistor assemblies which terminate the PFLs to absorb inverse voltage transients are devices whose parameters are not critical for pulse generator performance. The critical parameter is the associated tolerance of the thyratron switch for inverse voltage. For the HY-7 operating at full power, it has been found that the inverse voltage should be restricted to about 1000 V to avoid arcing. However, an inverse of 500 V is required to ensure turnoff. Thus, the clipper resistors must essentially match the PFL impedance and the diode assemblies must be constructed of fast turn-on diode devices in a low-inductance configuration. Presently available diode assemblies can turn on in about 1.5 μ sec, although the individual devices operate much faster. A turn-on time of 0.5 μ sec would be more compatible with the HY-7 requirements.

The technique of Levy and Creedon (4) was used to derive a peak current rating from published average current ratings of diodes. A ratio of 300:1 is suggested for the maximum single-shot 10 μ sec current pulse to diode rated average current, based on destructive testing. Thus a 100A diode would be rated for a 30 kA pulse, without a safety factor. For the purposes of this study, safety factors of four in current and 1.5 in voltage have been utilized. Maximum operating peak clipper currents are 7 to 8 kA and the maximum operating voltage is 40 kV.

Variations in mismatch between the PFN and its load impedance will affect the clipper component requirements as well as overall dissipation. For the purpose of this study a 25 percent load mismatch was assumed. The effects of various load mismatches on the reflected voltage and energy are plotted in Figures 8 and 9.

(4) S. Levy and J.E. Creedon, "Solid State Clipper Diodes for High Power Modulators", IEEE Conf. Record of the 1978 Thirteenth Pulse Power Modulator Symposium, pp 60-65 (June 1978)




Figure 8 - Voltage Reflection Coefficient




Figure 9 - Energy Reflection Coefficient

2.4.4 PFN Preliminary Design Points

The six design points chosen from the range of interest are listed in Table 8. Selection of these points is based on the following rationale:

TABLE 8
PFN PRELIMINARY DESIGN POINTS

Design Point	Average Power (MW)	Energy Per Pulse (kJ)	PRF (Hz)	Pulse Width (μ s)	Charge Mode
1.	0.5	10	50	10	Inverter
2.	7.0	25	280	20	Inverter
3.	7.0	25	280	20	Sequential
4.	14.0	100	140	5	Sequential
5.	14.0	50	280	5	Sequential
6.	30.0	100	300	40	Sequential

Design Point 1 - This 0.5 MW point can utilize no more than one HY-7 thyratron, thereby ruling out sequential charging. An inverter charging circuit is used to maintain constant loading of the power supply.

Design Points 2 and 3 - Both sequential and inverter charging are evaluated for a single design point at a significant power level which could become a building block for higher power systems.

Design Points 4 and 5 - These 14 MW points which differ in pulse energy and PRF are examined to illustrate the effect of HY-7 average power utilization.

Design Point 6 - This point represents the maximum power in the range of interest and may be accomplished by combining several 7-MW modules.

The various pulse durations are covered by the configurations of pulse forming lines and thyratrons shown in Figure 10. An artist's concept of a basic PFN module using two thyratrons and a single charging circuit is shown in Figure 11.




Figure 10 - Typical PFN Configurations




Figure 11 - PFN Module Two Thyatrons with Charging Circuit

Summaries of the preliminary PFN design data for the six points described above are given in Tables 9 through 12. In deriving these results, cooling systems have been designed to dissipate the maximum heat loss which would have been encountered with a badly mismatched load. However, efficiencies have been calculated assuming a matched load.

2.5 Critical Device Parameters

The preliminary design phase of this program has revealed a number of device parameters which limit not only the attainment of light weight and low volume but also the feasibility of certain design points altogether. Although these parameters have been discussed in previous subsystems, the following summary comments are added for emphasis.

In the case of the two rectifier subsystems, the most influential parameter by far has been found to be packaging of SCR and rectifier components. To some extent this aspect of device construction also affects the turn-on capability of end-of-line-clipper diodes which must be grouped in assemblies whose inductance slows the operation greatly, relative to the basic device capability.

Inverter designs over the range of interest in this study have been severely limited by the voltage, current, and frequency capabilities of SCRs. Similarly, data on appropriate capacitors and magnetic components have been of limited applicability. These limitations have been partially addressed in Phase II by designing suitable magnetic components. In the case of commutating capacitors, the following situation prevails:

- The technology is mature for capacitors requiring 10 years life, but manufacturers are reluctant to advise on energy densities which might be attained for only 100 hours life.
- Manufacturers require very specific capacitor requirements before responding concerning size, weight and feasibility.
- Water-cooled capacitors, though attractive for high powers, are strictly limited in voltage rating and prohibitively large.

Pulse capacitors and thyratron peak power capability directly influence the size and weight in the PFN design. Plausible energy densities at modest repetition rates appear to have topped out around 80 J/lb for operating bursts up to 2 min. As illustrated

TABLE 9
PFN SUMMARY - MINIMUM WEIGHT

Point Design Number	1	2	3	4	5	6
Power MW	0.5	7.0	7.0	14.0	14.0	30.0
Energy/Pulse kJ	10	25	25	100	50	100
Rep. Rate Hz	50	280	280	140	280	300
Pulse Length μ s	10	20	20	5	5	40
Charge Method	INV.	INV.	RES. CH.	RES. CH.	RES. CH.	RES. CH.
Dry Weight lb.	1455	9990	4004	11,379	7350	15,122
Wet Weight lb.	1507	10,648	4324	12,339	7990	16,402
Volume ft ³	70.32	423	200	635	420	787
Density (WET) lb./ft ³	21.4	25.2	21.6	19.4	19.0	20.8
PWR/VOL kW/ft ³	7.11	16.55	35.0	22.05	33.33	38.12
PWR/WT kW/lb.	0.33	0.66	1.62	1.13	1.75	1.83
Heat Loss kW (Matching Load)	75.7	967	248	538	447	888
Efficiency (max.) %	87	88	97	96	97	97

TABLE 10
PFN SUMMARY - MINIMUM VOLUME

Point Design Number	1	2	3	4	5	6
Power MW	0.5	7.0	7.0	14.0	14.0	30.0
Energy/Pulse kJ	10	25	25	100	50	100
Rep. Rate Hz	50	280	280	140	280	300
Pulse Length μ s	10	20	20	5	5	40
Charge Method	INV.	INV.	RES. CH.	RES. CH.	RES. CH.	RES. CH.
Dry Weight lb.	2983	20,435	7808	25,056	15,317	29,358
Wet Weight lb.	3030	20,961	8108	25,968	15,917	30,558
Volume ft ³	43.32	280	122	406	239	462
Density lb./ft ³	69.9	74.9	66.5	64.0	66.6	66.1
PWR/VOL kW/ft ³	11.54	25.00	57.4	34.48	58.58	64.94
PWR/WT kW/lb.	0.16	0.33	0.86	0.54	0.88	0.98
Heat Loss kW (Matching Load)	75.7	967	248	538	447	888
Efficiency (max.) %	87	88	97	96	97	97

TABLE 11
PFN - MIN. WEIGHT - PHYSICAL AND COOLING PARAMETERS

Point Design Number	1	2	3	4	5	6
Power MW	0.5	7.0	7.0	14.0	14.0	30.0
Energy/Pulse kJ	10	25	25	100	50	100
Rep. Rate Hz	50	280	280	140	280	300
Pulse Length μ s	10	20	20	5	5	40
Charge Method	INV.	INV.	RES. CH.	RES. CH.	RES. CH.	RES. CH.
Dry Weight lb.	1455	9990	4004	11,379	7350	15,122
Wet Weight lb.	1507	10,648	4324	12,339	7990	16,402
Volume ft ³	70.32	423	200	635	420	787
Density lb/ft ³	21.4	25.2	21.6	19.4	19.0	20.8
Heat Loss - kW						
MAX.	115.7	1367	648	1338	1247	2488
MIN.	75.7	967	248	538	447	888
Air - 20°C AMB. CFM @ 0.5 in-H ₂ O	1138	8971	8950	20,159	16,990	33,972
T - °C	39	40	39	39	39	39
Water - 20°C AMB. GPM at 4 PSI	12.43	147	40.35	82	81.5	161.4
T - °C	24	26	40	40	40	40

TABLE 12
PFN - MIN. VOLUME - PHYSICAL AND COOLING PARAMETERS

Point Design Number		1	2	3	4	5	6
Power MW	0.5	7.0	7.0	14.0	14.0	30.0	
Energy/Pulse kJ	10	25	25	100	50	100	
Rep. Rate Hz	50	280	280	140	280	300	
Pulse Length μ s	10	20	20	5	5	40	
Charge Method	INV.	INV.	RES. CH.	RES. CH.	RES. CH.	RES. CH.	
Dry Weight lb.	2983	20,435	7808	25,056	15,317	29,358	
Wet Weight lb.	3030	20,961	8108	25,968	15,917	30,558	
Volume ft ³	43.32	280	122	406	239	462	
Density lb/ft ³	69.9	74.9	66.5	64.0	66.6	66.1	
Heat Loss - kW							
MAX.	115.7	1367	648	1338	1247	2488	
MIN.	75.7	967	248	538	447	888	
Air - 20°C AMB. CFM @ 0.5 in-H ₂ O	-	-	-	-	-	-	
ΔT - °C							
Water - 20°C AMB. GPM at 4 PSI	8.36	120	38	76	76	152	
ΔT - °C	30	25	40	40	40	40	

in Figure 7, the limited peak power capability of the HY-7 results in a much larger number of thyratrons for short pulse systems having the same average power as associated longer pulse systems. Thyratrons with five-fold increased peak power capability, such as the HY-7160, are under development.

In addition, the extreme sensitivity of the HY-7 thyratron to reverse voltage places a burden on both the clipper design and the ultimate load selection. Further improvements in the HY-7 inverse holdoff capability, plus development of a megawatt class double-ended thyratron, would aid in reducing the requirement for matched clippers with full pulse current rated diodes.

Finally, the development of so-called "quick-start" or "cold-cathode" thyratrons would eliminate the requirement for auxiliary power and filament transformers weighting about 30 lb each.

3. THREE PHASE RECTIFIER - PHASE II

The objective of this phase was to make detailed electrical and mechanical designs of a three phase SCR rectifier system using present state-of-the-art components. These components were to be selected from the preliminary design work done in Phase I.

3.1 Electrical Design

3.1.1 Design Points

The design points for the rectifiers are as specified in Table 13.

The following assumptions have been made:

- 1) The source regulation of \pm 5 percent is a requirement on the generator which drives the rectifier. The generator could vary as much as \pm 5 percent no-load to full load.
- 2) The \pm 5 percent variation described above will have a 40 msec recovery time. This is also a requirement on the generator.
- 3) The load on the rectifier is expected to be inductive and therefore have a lagging power factor.

3.1.2 Design Philosophy

After inspection of the voltage levels specified as design points, 1 kV, 50 kV, 100 kV, 150 kV, 200 kV, it became apparent that the design could be most easily handled in modular form. That is, two basic voltage level modules would be designed, a 1 kV module and a 50 kV module. The 100 kV, 150 kV, 200 kV points would be achieved by "stacking" 50 kV modules. The basic 1 kV module would be designed at the 0.5 MW level. Higher power levels at 1 kV would be achieved by adding additional 0.5 MW modules in parallel. This approach would minimize the types of devices required.

TABLE 13
RECTIFIER DESIGN POINTS

P	f	V	P	f	V	P	f	V
1	1	1	2	4	3	4	2	5
1	1	2	2	4	5	4	4	1
1	1	3	3	1	1	4	4	3
1	1	4	3	1	2	4	4	5
1	1	5	3	1	3	5	1	1
1	2	2	3	1	4	5	1	2
1	2	5	3	1	5	5	1	3
1	3	2	3	2	2	5	1	4
1	3	4	3	2	4	5	1	5
1	4	2	3	3	2	5	2	2
1	4	4	3	3	4	5	2	4
1	5	1	3	4	2	5	3	2
1	5	2	3	4	4	5	3	4
1	5	3	3	5	1	5	4	2
1	5	4	3	5	2	5	4	4
1	5	5	3	5	3	5	5	1
2	2	1	3	5	4	5	5	2
2	2	3	3	5	5	5	5	3
2	2	5	4	2	1	5	5	4
2	4	1	4	2	3	5	5	5

Three phase rectifier

$P_1 = 0.5\text{MW}$
 $P_2 = 7\text{MW}$
 $P_3 = 14\text{MW}$
 $P_4 = 21\text{MW}$
 $P_5 = 30\text{MW}$

$f_1 = 200\text{Hz}$
 $f_2 = 600\text{Hz}$
 $f_3 = 1.2\text{kHz}$
 $f_4 = 1.8\text{kHz}$
 $f_5 = 2.5\text{kHz}$

$V_1 = 1\text{kVdc}$
 $V_2 = 50\text{kVdc}$
 $V_3 = 100\text{kVdc}$
 $V_4 = 150\text{kVdc}$
 $V_5 = 200\text{kVdc}$

The numbers above shall be interpreted as output power (P), input frequency (f), and output voltage (V).

3.1.3 Component Selection

The SCR rectifiers used were selected from the group researched in Phase I. The prime parameters considered were P.I.V., recovery speed and forward current capability. Of the types explored in Phase I, the General Electric C-613 SCR seemed most suitable.

This device is capable of high frequency, (up to 5 kHz), high voltage, (2000 V), high current (750A rms), and is packaged in the hockey-puck style. This device was used in all design points. Although the C-613 appears to be grossly overrated with respect to current level in some of the design points, no other more suitable device was found. Figure 12 shows the SCR operating rms levels of current at all voltage and power levels. The block in the upper right corner shows the multiplier to be used at various control retard angles. This factor will be insignificant in the region of normal control angles.

3.1.4 Design

The results of the concept of a modular approach were two basic modules utilizing the C-613 SCR. One module designed for the 1 kV output at the 0.5 MW level is shown in block diagram form on Figure 13. This module consists of six C-613 SCRs arranged in the three-phase bridge configuration with one SCR and its trigger circuit in each of the six legs.

Figure 14 shows the basic 50 kV module. This module consists of six legs; each leg contains 60, C-613 SCRs, with associated trigger circuits and voltage balancing networks in series.

3.1.4.1 Series Compensation

The SCRs do not have matched characteristics; therefore, it is necessary to provide compensation to aid in balancing the voltage applied during the reverse recovery and after recovery.

3.1.4.1.0 Recovery Compensation

The recovery time of a rectifier (SCR) is a characteristic of the particular device and is dependent on certain operating conditions; namely, the junction temperature, the forward conducting current, IFM, prior to commutation and the rate of fall of conducting forward current, A/ μ sec. Curves relating these parameters to the maximum recovered charge, Q_{max}, in microcoulombs are generally given on the manufacturer's data sheets for the particular device. The generally accepted method of equalizing the voltage division during recovery of a string of rectifiers (SCRs) is to put a capacitor across each device to






Figure 12 - SCR Operating Levels




a) BLOCK DIAGRAM




b) TRIGGER SEQUENCE

13058

Figure 13 - Basic 1 kV Module



a) BLOCK DIAGRAM



b) TRIGGER SEQUENCE

13068

Figure 14 - Basic 50 kV Module

minimize the effect of unequal stored charge. These capacitors, in the case of SCRs, generally will have a fair amount of energy stored in them prior to forward conduction of the SCR. A limiting resistor is used in series with the capacitor to prevent excessive surge current during "turn-on" of the SCR. The maximum voltage difference that will appear across a device is ΔV_{max} , where $\Delta V_{max} = \Delta Q_{max}/C$. Worst case junction temperature, operating forward current levels, IFM, and rate of fall of forward current, in A/ μ sec, were used to determine the capacitor values. The capacitor was chosen to limit ΔV_{max} to +20 percent.

3.1.4.1.1 Leakage Current Compensation

Since all rectifiers, including SCRs, have some reverse resistance, they will have some reverse current with an applied reverse voltage. This resistance or current is a characteristic of a particular device and is temperature sensitive. The manufacturer generally specifies the maximum leakage current at the rated P.I.V. and maximum temperature. Figure 15 is a plot of this characteristic for the General Electric C-613 device.

The equation

$$R_S = \frac{ns E_p - E_m}{(ns-1) \Delta I_R}$$

can be solved for the shunting resistor value (R_1) required to compensate for this leakage current. In the above equation

ns = number of series rectifiers (SCRs)

E_p = maximum voltage desired across a rectifier

E_m = total reverse voltage applied to rectifiers

ΔI_R = possible difference in leakage currents

E_p was chosen to be +20 percent of E_m/ns ; ΔI_R was taken as 75 percent of I_R at the maximum junction temperature and 50 percent of the rated P.I.V. of the SCR.

Figure 16 shows the maximum operating P.I.V. expected and the percentage of the rated P.I.V.




Figure 15 - GE C-613 Maximum Leakage Current

MODULE	MAX PIV AT HI LINE	% RATED PIV AT HI LINE
50 kV	1150 V	58%
1 kV	1153 V	58%

NOTES:

- ① MAX PIV INCLUDES +20% ALLOWANCE FOR UNEQUAL VOLTAGE DISTRIBUTION IN 50 kV MODULES
- ② HI LINE IS NOMINAL LINE VOLTAGE +5%

13058

Figure 16 - Maximum Operating P.I.V.

3.1.5 Power Losses

The power losses in the SCR consists of:

- 1) **Forward Conducting Loss** - This loss is a function of the forward conduction current and the voltage drop across the SCR. These losses are plotted for each rectifier in Figure 17 relative to the operating voltage and power level.
- 2) **Reverse Leakage Loss** - This loss is a function of the reverse leakage current and the operating P.I.V. and is plotted on Figure 17.
- 3) **Reverse Recovery Loss** - This loss is a complex function of the forward current level prior to recovery, the recovery current rate of change in A/ μ sec, the commutation angle and the retard angle, the recovered charge, the recovery time, the P.I.V. during recovery and the operating frequency. A typical plot of these losses at the 30 MW level for the four output voltage levels and five frequency points is shown in Figure 18.

AV FWD PWR LOSS EA SCR ANODE TO CATHODE
AND rms REVERSE LEAKAGE PWR LOSS EA SCR




Figure 17 - Forward Conduction and Reverse Leakage Losses




Figure 18 - Reverse Recovery Loss Per SCR at the 30 MW Level

- 4) **Gate Loss** - The average gate loss is in the order of 2.5 W.
- 5) **Leakage current compensating resistor** - This loss is a function of the P.I.V. and is depicted on Figure 15.

3.1.6 Gate Triggering

Each SCR will be accompanied by its own trigger circuit as shown in Figure 19. A portion of the forward hold off voltage of the SCR will be applied to MOSFET Q1 and C1 through the reverse voltage blocking diode CR3. CR1 is a photodiode and will gate Q1 "on" when exposed to a light source from an optical coupling. Q1 will then pass a voltage and current pulse to the gate of the SCR. Figure 19 (D) shows the trigger sequence from the optical source to the PIN diodes. The triggers are shown with no retard angle. When modules are stacked, all respective gates D1-D6 will receive pulses simultaneously.

The light source mentioned above would consist of a light-emitting-diode (LED) mounted in a fiberoptic link/housing such as the Hewlett Packard HFBR-1500/1501. The LED would be driven from a suitable TTL logic gate. The PIN diode or receiver would be mounted in a similar fiberoptic link/housing in the SCR module. Trigger signals would be coupled via the fiberoptic link from the LED transmitter to the PIN diode receiver to gate Q1 "on" thereby firing the SCR.

3.1.7 Design Point Schematics

Figure 20 is a block diagram of the 21 MW, 600 Hz, 100 kV design point. Figure 21 shows the internal circuitry for the modules. This design consists of two 50 kV modules rated at 210A "stacked" on top of each other to obtain 100 kV at 210A. Separate three-phase drive voltage to each module is required in the present concept. However, higher voltage modules could be considered if required to interface directly with higher voltage sources. Since fiberoptic links can be designed to isolate several hundred kilovolts, the trigger isolation would not be a limiting factor.

Figure 22 is a block diagram of the 7 MW, 1.8 kHz, 1 kVdc design point. The blocks 1 through 14 are as shown on Figure 19 (C). The detail of the blocks of Figure 19 (C) are shown on the same figure as A and B.

An output filter is shown in the above schematics for completeness. However, the filter has not been included in the detailed design results and is therefore shown within dashed lines.




Figure 19 - Gate Trigger Circuit






Figure 20 - Design Point Block Diagram 21 MW/600 Hz/100 kV



a) TYPICAL SCR MODULE



b) TYPICAL GATE TRIGGER CIRCUIT

13058

Figure 21 - Design Point Circuits 21 MW/600 Hz/100 kVdc




Figure 22 - Design Point Block Diagram 7 MW/1.8 kHz/1 kVdc

3.2 Mechanical Designs

Sixty design points were evaluated for both minimum weight and minimum volume designs. Ambient conditions were assumed to be 20°C and a pressure range of 20.58 to 29.92 in. of mercury, corresponding to an altitude variation from sea level to 10,000 ft. Cooling media included forced air, water and oil. Conventional components, heat sinks and accessories were utilized. No allowance was made for electrical or mechanical interfaces between subsystems, such as high voltage bushings, output filter, etc.

The minimum weight designs are air-insulated with air and water cooling as needed and voltage isolation only at the mounting surface. Minimum volume designs are oil insulated.

The results of the study for the sixty design points are given in Table 14.

4. INVERTER-FED RECTIFIER PHASE II

This section describes the detailed electrical and mechanical designs of a single phase bridge rectifier using present state-of-the art components based on the preliminary design work done in Phase I.

4.1 Electrical Design

4.1.1 Design Points

The design points for the rectifiers are shown in Table 15 of this report. Although the method of modular design yields all 125 possible combinations of parameters, only the specific 60 points shown in the table were considered.

4.1.2 Design Philosophy

The design approach was based on the fact that the output voltages 40, 80, 120, 160, and 200 kV, are multiples of the lowest voltage of 40 kV. Therefore, from a voltage standpoint it seemed practical and logical to "stack" basic 40 kV modules to obtain the various voltage levels.

TABLE 14
"THREE-PHASE RECTIFIER DESIGNS"

Average Power MW	Input Frequency Hz	Output Voltage kV	Heat Load kW	Eff. %	Minimum Weight						Minimum Volume			
					Dry Weight lb	Wet Weight lb	Volume ft ³	Air Flow CFM	Air H ₂ O in-flow GPM	ΔT H ₂ O °C	ΔP H ₂ O psi	Dry Weight 1b	Wet Weight 1b	Volume ft ³
0.5	200	1	1.81	99.6	32	-	1.3	933	5.0	0.2	-	-	33	62
0.5	200	50	28.7	94.6	1430	-	65.3	3680	20.0	1.0	-	-	1300	2620
0.5	200	100	56.10	89.9	2860	-	157.0	7360	19.6	1.0	-	-	2640	4530
0.5	200	150	83.5	85.7	4280	-	236.0	11030	19.4	1.0	-	-	4090	7180
0.5	200	200	110.8	81.8	5680	-	311.0	13240	21.5	0.6	-	-	5350	9150
0.5	600	50	30.0	94.3	1430	-	65.3	3680	21.0	1.0	-	-	1300	2620
0.5	600	150	86.0	85.2	4280	-	236.0	11030	20.2	1.0	-	-	4090	7180
0.5	1200	50	33.7	93.7	1430	-	65.3	3680	23.5	1.0	-	-	1300	2620
0.5	1200	150	95.3	84.0	4280	-	236.0	11030	22.2	1.0	-	-	4090	7180
0.5	1800	50	38.9	92.8	1430	-	65.3	3680	27.0	1.0	-	-	1300	2620
0.5	1800	150	108.8	82.1	4280	-	236.0	11030	25.3	1.0	-	-	4090	7180
0.5	2500	1	5.35	98.9	27.5	28.5	1.3	-	-	1.2	16.9	4.0	33	62
0.5	2500	50	47.5	91.3	1430	-	65.3	3680	33.0	1.0	-	-	1300	2620
0.5	2500	100	89.4	84.8	2860	-	157.0	7360	31.1	1.0	-	-	2640	4530
0.5	2500	150	131.2	79.2	4280	-	236.0	11030	30.5	1.0	-	-	4090	7180
0.5	2500	200	172.9	74.3	5680	-	311.0	22070	20.1	0.8	-	-	5350	9150
7.0	600	1	29.2	99.6	384	405.0	16.0	-	-	7.0	15.8	6.5	397	735
7.0	600	100	80.5	98.8	2970	-	170.0	3460	24.4	1.0	-	-	2640	4530
7.0	600	200	136.4	98.1	5680	-	311.0	13240	26.4	0.6	-	-	5350	9150
7.0	1800	1	54.8	99.2	384	405.0	16.0	-	-	7.0	29.6	6.5	397	735
7.0	1800	100	120.1	93.3	2970	-	170.0	8460	36.4	1.0	-	-	2640	4530
7.0	1800	200	191.7	97.3	5948	-	338.0	15230	32.3	0.6	-	-	5350	9150
14.0	200	1	50.6	99.6	881	-	37.0	6530	20.0	1.0	-	-	794	1470
14.0	200	50	76.9	99.4	2430	-	136.8	9080	21.7	1.5	-	-	1820	3160
14.0	200	100	95.3	99.3	2970	-	170.0	8460	28.9	1.0	-	-	2640	4530
14.0	200	150	121.7	99.1	4450	-	256.0	12690	24.6	1.0	-	-	4090	7180
14.0	200	200	148.6	99.0	5940	-	338.0	15230	25.0	0.6	-	-	5350	9150
14.0	600	50	86.3	99.4	2430	-	136.0	9080	24.4	1.5	-	-	1820	3160
14.0	600	150	134.6	99.0	4450	-	256.0	12690	27.2	1.0	-	-	4090	7180

TABLE 14 (Cont.)

Average Power mW	Input Pre-frequency Hz	Output Voltage kv	Heat Load kW	Eff. %	Minimum Weight						Minimum Volume						
					Dry Weight lb	Wet Weight lb	Volume Ft ³	Air Flow CFM	Air Temp C°	Air H ₂ O in-flow GPM	ΔP Air H ₂ O psi	ΔT H ₂ O °C	Dry Weight lb	Wet Weight lb	Vol. usage ft ³		
14.0	1200	50	108.3	99.2	2434	-	136.0	9080	30.6	1.5	-	-	1820	3160	44.7		
14.0	1200	150	162.9	98.8	4450	-	256.0	12690	32.9	1.0	-	-	4090	7180	103.0		
14.0	1800	50	145.7	99.0	1670	126.0	Nat. Convection	22.5	19.9	6.5	1820	3160	44.7	1820	3160	44.7	
14.0	1800	150	208.2	98.5	4930	-	296.0	23400	22.8	1.5	-	-	4720	8150	116.0		
14.0	2500	1	149.5	98.9	768	810	32.0	-	-	16.8	33.8	8.0	794	1470	21.0		
14.0	2500	50	190.4	98.7	1670	126.0	Nat. Convection	22.5	26.3	6.5	1820	3160	44.7	1820	3160	44.7	
14.0	2500	100	231.7	98.4	4870	-	345.0	18170	32.7	1.5	-	-	3100	5340	76.0		
14.0	2500	150	275.2	98.1	7300	-	519.0	27350	25.9	1.5	-	-	4720	8150	116.0		
14.0	2500	200	322.3	92.8	6570	-	391.0	3120	26.5	1.0	-	-	5350	9150	132.0		
21.0	600	1	87.6	99.5	1170	1230	480.0	-	-	21.0	15.8	6.5	1190	2200	31.0		
21.0	600	100	137.9	99.4	3280	-	196.0	15600	22.7	1.5	-	-	3100	5340	76.0		
21.0	600	200	186.0	99.1	5940	-	338.0	15230	31.4	0.6	-	-	5350	9150	132.0		
21.0	1800	1	164.0	99.2	1170	1230	48.0	-	-	21.0	29.6	6.5	1190	2200	31.0		
21.0	1800	100	233.1	98.9	4870	-	345.0	18170	32.9	1.5	-	-	3100	5340	76.0		
21.0	1800	200	299.2	98.6	6570	-	391.0	31200	24.6	1.0	-	-	5350	9150	132.0		
30.0	200	1	108.5	99.6	1890	-	74.3	14000	20.0	1.0	-	-	1710	2940	42.0		
30.0	200	50	155.2	99.5	1670	126.0	Nat. Convection	22.5	22.7	6.5	1820	3160	44.7	1820	3160	44.7	
30.0	200	100	160.0	99.5	4870	-	345.0	18170	22.7	1.5	-	-	3100	5340	76.0		
30.0	200	150	179.8	99.4	4920	-	296.0	23400	19.7	1.5	-	-	4720	8150	116.0		
30.0	200	200	200.9	99.3	5940	-	338.0	15230	33.8	0.6	-	-	5350	9150	132.0		
30.0	600	50	172.4	99.4	1670	126.0	Nat. Convection	22.5	25.5	6.5	1820	3160	44.7	1820	3160	44.7	
30.0	600	150	200.6	99.3	4930	-	296.0	23400	22.0	1.5	-	-	4720	8150	116.0		
30.0	1200	50	222.0	99.3	1672	1760	126.0	Nat. Convection	22.5	33.4	6.5	1820	3160	44.7	1820	3160	44.7
30.0	1200	150	257.9	99.2	7300	-	519.0	19250	34.3	1.5	-	-	4720	8150	116.0		
30.0	1800	50	290.8	99.0	1670	1760	126.0	Nat. Convection	22.5	44.3	6.5	1820	3160	44.7	1820	3160	44.7
30.0	1800	150	344.3	98.9	7300	-	519.0	27250	32.4	1.5	-	-	4720	8150	116.0		
30.0	2500	1	321.0	98.9	1680	1760	68.6	-	-	36.0	33.8	8.0	1710	2940	42.0		
30.0	2500	50	375.0	98.8	1670	1760	126.0	Nat. Convection	31.5	41.0	19.5	1820	3160	44.7	1820	3160	44.7
30.0	2500	100	434.0	98.6	7370	-	491.0	41250	27.0	2.5	-	-	3100	5340	76.0		
30.0	2500	150	467.4	98.5	7800	-	558.0	40880	29.3	1.5	-	-	4720	8150	116.0		
30.0	2500	200	485.0	98.4	9730	-	688.0	54500	22.8	1.0	-	-	5960	10240	145.0		

TABLE 15
INVERTER-FED RECTIFIER DESIGN POINTS

Inverter-fed rectifier:									
P ₁	f ₁	V ₁	P ₂	f ₂	V ₂	P ₃	f ₃	V ₃	
P ₂ = 7MW	f ₁ = 5kHz	V ₁ = 40kVdc	P ₂ = 10kHz	V ₂ = 80kVdc	P ₃ = 14MW	f ₂ = 10kHz	V ₃ = 120kVdc	P ₄ = 20kHz	V ₄ = 160kVdc
P ₃ = 14MW	f ₂ = 10kHz	P ₄ = 20kHz	f ₃ = 15kHz	V ₄ = 160kVdc	P ₅ = 30MW	f ₃ = 15kHz	V ₅ = 200kVdc	f ₄ = 20kHz	V ₅ = 200kVdc
P ₄ = 21MW	f ₄ = 20kHz	P ₅ = 30MW	f ₅ = 25kHz						

The numbers above shall be interpreted as output power (P), input frequency (f), and output voltage (V).

RECTIFIER DESIGN POINTS								
P	f	V	P	f	V	P	f	V
1	1	1	2	4	3	4	2	5
1	1	2	2	4	5	4	4	1
1	1	3	3	1	1	4	4	3
1	1	4	3	1	2	4	4	5
1	1	5	3	1	3	5	1	1
1	2	2	3	1	4	5	1	2
1	2	4	3	1	5	5	1	3
1	3	2	3	2	2	5	1	4
1	3	4	3	2	4	5	1	5
1	4	2	3	3	2	5	2	2
1	4	4	3	3	4	5	2	4
1	5	1	3	4	2	5	3	2
1	5	2	3	4	4	5	3	4
1	5	3	3	5	1	5	4	2
1	5	4	3	5	2	5	4	4
1	5	5	3	5	3	5	5	1
2	2	1	3	5	4	5	5	2
2	2	3	3	5	5	5	5	3
2	2	5	4	2	1	5	5	4
2	4	1	4	2	3	5	5	5

4.1.3 Component Selection

The inverter fed rectifiers were selected from the group of manufacturers researched in Phase I. The prime parameters considered were P.I.V., speed of recovery and forward current capability. The devices selected were manufactured by International Rectifier of El Segundo, Cal. The types and ratings are as shown in Table 16.

TABLE 16
MANUFACTURER'S RECTIFIER RATINGS

Rectifier	I _F (AV) at Max. T _C (°C)		PIV	Max. t _{rr} (μs)
12FL100505	12A	100°	1000V	0.5
70HFL100505	70A	75°	1000V	0.5
251ULR100515	250A	105°	1000V	1.5
401PDL80515	400A	97°	800V	1.5

4.1.4 Design

This concept resulted in five basic modules, each rated at the same voltage, 40 kV, but at different current levels. Figure 23 is a chart showing the arrangement of the modules to obtain the various output voltage and power levels. Late in the design phase, the rectifier used in module "C" was dropped from IR's line. It was then necessary to replace this rectifier with the type used in module "D". This reduced the number of different modules to four. Figure 24 is a chart showing the minimum-maximum operating levels for each device and the minimum-maximum forward voltage drops to be expected at 25°C junction temperature and 175°C junction temperature. These forward drops were used in calculating the forward power loss for the modules. Figure 25 is a schematic showing the basic arrangement for one 40 kV module. Each leg of the full wave bridge contains 125 rectifiers with resistor and capacitor compensation. Each rectifier is rated at 1000 V P.I.V. Therefore, ideally the actual operating P.I.V. that each rectifier sees is 500 V.

4.1.4.1 Series Compensation

Ideally, each of the 125 rectifiers in the string would see a P.I.V. of 500 V if they all had identical characteristics, that is, identical reverse recovery time and identical reverse leakage current. Since this is not the case, compensation is required across each rectifier to assure a voltage division with a +20 percent margin.

KILOVOLTS OUT		I RATIO					I _O					I _O					I _O				
200	1/5	(A)	2.5	(B)	35	(C)	70	(C)	105	(C)	150	(C)	150	(C)	150	(C)	150	(C)	150	(C)	150
160	1/4	(A)	3.1	(B)	44	(C)	88	(C)	131	(D)	188	(D)	188	(D)	188	(D)	188	(D)	188	(D)	188
120	1/3	(A)	4.2	(C)	58	(C)	117	(C)	175	(D)	250	(D)	250	(D)	250	(D)	250	(D)	250	(D)	250
80	1/2	(A)	6.3	(C)	88	(C)	175	(D)	263	(D)	375	(D)	375	(D)	375	(D)	375	(D)	375	(D)	375
40	1/1	(A)	12.5	(C)	175	(D)	350	(E)	525	(E)	750	(E)	750	(E)	750	(E)	750	(E)	750	(E)	750
		0.5	7	14	21	30	MEGA WATTS OUT					NO. OF STACKED MOD. RGD					5				
MODULE	RECTIFIER	(A)		(B)		(C)		(D)		(E)											
MFR	12FL100S05			70HFL100S05			251ULR100S15			251ULR100S15			401PDL80S15								
PKG	IR			IR			IR			IR			IR								
QTY-TOT	DO-4			DO-5			DO-9			DO-9			DO-9								
CONFIG	500			500			500			500			500								
QTY-EA LEG	FWB			FWB			FWB			FWB			FWB								
	125			125			125			125			125								

Figure 23 - Inverter-Fed Rectifiers Module Descriptions

RECTIFIER	USED IN MOD	$I_{(PK)} A$ MAX	$I_{(AV)} A$ MIN	$I_{(rms)} A$ MAX	$I_{(rms)} A$ MIN	$E_F (PK) V$	
						$T_j = 25^\circ C$ MAX	$T_j = 25^\circ C$ MIN
12FL100S05	A	12.5	2.5	6.25	1.25	8.8	1.8
70HFL100S05	B	44	35	22	17.5	31	25
25IULR100S15	C	175	58	87.5	29	124	41
25IULR100S15	D	525	188	263	94	371	133
40PDL80S15	E	750	750	375	375	530	530

13058

Figure 24 - Rectifier Operating Characteristics




Figure 25 - Typical 40 kV Module

4.1.4.1.0 Recovery Compensation

The recovery time of a rectifier is a characteristic of the particular device and is dependent on certain operating conditions, namely, the junction temperature, the forward conducting current, I_{FM} , prior to commutation and the rate of fall of conducting forward current, $A/\mu\text{sec}$. Curves relating these parameters to the maximum recovered charge, Q_{max} , in microcoulombs are generally given on the manufacturers' data sheets for the particular device. The generally accepted method of equalizing the voltage division during recovery of a string of rectifiers is to put a capacitor across each device to minimize the effect of unequal stored charge. The maximum voltage difference that will appear across a device is then $\Delta V_{max} = \Delta Q_{max}/C$. Worst case junction temperatures, forward currents, I_{FM} , and rate of fall of forward current, $A/\mu\text{sec}$, were used to determine the capacitor values. Capacitor C was chosen to limit ΔV_{max} to +20 percent.

For example, consider the rectifier type 12FL100S05 used on the A module illustrated in Figure 26. At a load current I_{DC} of 12.5A in the worst case, the average current per rectifier is $I_{DC}/2 = 6.25\text{A}$ and $I_{FM} = (\pi)(6.25\text{A}) = 19.6\text{A}$. The current rate of fall $di/dt = 6I_{FM}/T$, a relationship which was derived graphically during the design. At

25 kHz $T = 1/f = 40 \mu\text{sec}$ and, thus, $di/dt \approx 3A/\mu\text{sec}$. Using the IR data sheet for this device gives a worst case recovered charge $\Delta Q = 600$ nanocoulombs. Allowing a maximum 120 volts variation in voltage division determines the compensating capacitance $C = \Delta Q / \Delta V = 600 \times 10^{-9} / 120 = 0.005 \mu\text{F}$ as indicated in the circuit diagram on the right-hand-side of Figure 26.

4.1.4.1.1 Leakage Current Compensation

Since all rectifiers have some reverse resistance, they all will have some reverse current with an applied reverse voltage. This resistance or current is a characteristic of a particular device and is temperature sensitive. The manufacturer generally specifies the maximum leakage current at the rated PIV and maximum junction temperature. Figure 26 is a plot of this characteristic for one particular device used.

The equation $RS = \frac{nsEp - Em}{(ns-1) \Delta IR}$

can be solved for the shunting resistor value required to compensate for this leakage current,

where:
 ns = number of series rectifiers
 Ep = maximum voltage desired across a rectifier
 Em = total reverse voltage applied to rectifier string
 ΔIR = possible difference in leakage current

Ep was chosen to be +20 percent of Em/ns

ΔIR was taken as 75 percent of IR at the maximum junction temperature

For example, consider the A module illustrated in Figure 26 and determine the appropriate shunting resistor value R_S . The total reverse voltage Em is given by $(40 \text{ kV}) (1.57) \approx 63 \text{ kV}$ and the maximum voltage across an individual rectifier is given by $E_p = (1.2) (63000) / 125 \approx 603 \text{ volts}$. The value of ΔIR at the maximum junction temperature of 150°C is found from the PK IR at 500 V line of Figure 26 to be $(0.75) (3.8 \text{ mA}) = 2.9 \text{ mA}$. The above equation for RS gives

$$RS = \frac{(125)(603) - 63 \times 10^3}{(125-1)(2.9 \times 10^{-3})} = 34 \times 10^3 \text{ ohms}$$




Figure 26 - Reverse Leakage

as shown in the compensation circuit diagram given on the right-hand-side of Figure 26. A pair of 68 k resistors are shown connected in parallel to illustrate the use of standard commonly available components.

4.1.5 Power Losses

The total loss for each rectifier consists of the forward conducting loss plus the reverse recovery and the reverse leakage loss. The reverse recovery loss is frequency dependent and linear. The forward loss is the product of the forward current and voltage drop and relatively independent of frequency. In addition to the rectifier losses, an additional loss occurs in each shunting resistor. Therefore, the total loss per 40 kV module is the sum of the losses for each rectifier and its shunt resistor or 500 x (rectifiers and resistor loss).

4.1.5.1 Rectifier Losses

The rectifier loss consists of the forward loss plus the reverse recovery loss and the reverse leakage loss. The reverse recovery loss is also related to frequency.

Figure 27 is a graph of the forward loss for each rectifier and each module at all power points and voltage points. The forward loss can be considered constant over the 5 to 25 kHz frequency range.

Figure 28 is a graph of the reverse recovery loss for each rectifier diode at all output voltage level points at 5 kHz. These losses increase with frequency as shown by the frequency multiplier. They increase by the factors 2,3,4,5 at 10,15,20,25 kHz. It can be seen from the curve that the recovery loss increases with the forward current level also.

Figure 26 shows the losses attributed to reverse leakage current for a rectifier diode at various junction temperatures.

4.1.5.2 Shunt Resistor Losses

The shunt resistor values were calculated to compensate for the reverse leakage current of the diodes at the maximum junction temperature. Therefore, this is a fixed loss at the 40 kV module level and is independent of frequency and temperature.




Figure 27 - Forward Power Dissipation For Inverter-Fed Rectifiers

UNCLASSIFIED




Figure 28 - Reverse Recovery Losses for Inverter-Fed Rectifier Modules

UNCLASSIFIED

4.1.6 Total Losses

As previously mentioned, the total loss for a 40 kV module is 500 times (the sum of the forward conducting loss of the diode plus the reverse leakage loss, plus the recovery loss, plus the shunt resistor loss) at a given load current level and frequency level.

It is these values that were used in the 60 design points for the mechanical design.

4.2 Mechanical Design

Sixty design points were evaluated for both minimum weight and minimum volume designs. Ambient conditions were assumed to be 20°C and a pressure range of 20.58 to 29.92 in. of mercury, corresponding to an altitude range from sea level to 10,000 ft. Cooling media included forced air, natural convection, water and oil. Conventional components, heatsinks and accessories were used. No allowance was made for electrical or mechanical interfaces such as high voltage bushings, etc. between subsystems. It was determined that such interfaces would vary so widely with application and choice of subsystems that no truly representative approach could be applied to this aspect of isolated subsystem design.

The minimum weight designs are air insulated with air-cooling, except for four design points which require water cooling. The minimum volume designs are nearly all adiabatic with the exception of two design points for which oil flow may be advisable because of marginally high temperature excursion in the oil.

The results for the inverter-fed rectifier designs are presented in Table 17. The densities are typically 20 lb/ft³ for the minimum weight designs above 0.5 MW and approximately 90 lb/ft³ for the minimum volume designs. In the case of the four water-cooled minimum weight designs, the density drops to about 11 lb/ft³. Densities for the 0.5 MW designs are in the range of 11 to 17 lb/ft³ for minimum weight and 81 to 85 lb/ft³ for minimum volume.

5. INVERTER PHASE II

One hundred sixteen specific design points were evaluated. Input voltage varied from 1 kV to 28 kV, output power from 500 kW to 30 MW at conversion frequencies from 5 kHz to 25 kHz and output voltages from 40 kV to 200 kV.

TABLE 17
INVERTER-PED RECTIFIER DESIGNS

Ave Power (kW)	Conversion Frequency (kHz)	Output Voltage (kV)	MIN. WEIGHT DESIGNS						MIN. VOLUME DESIGNS											
			Net Weight (lb)			Dry Weight (lb)			Heat Load (kW)			Water Flow (lb/min)			Heat Load (lb/min)					
			Dry Weight (lb)	Net Weight (lb)	Volume (ft³)	Heat Load (kW)	Eff. (kW)	Flow (lb/min)	Air Temp (°F)	AP (in-H2O)	Flow (lb/min)	Heat Load (lb/min)	Water Flow (lb/min)	Heat Load (lb/min)	Eff. (%)	Weight (lb)	Dry Weight (lb)	Volume (ft³)		
0.5	5	40	-	80	4.6	5.5	98.9	404.35	35	-	-	-	-	242	119	2.94	5.5	6.1	98.9	
0.5	5	80	-	153	10.3	5.4	98.9	324.43	0.7	-	-	-	-	382	206	4.5	6.0	4.7	98.9	
0.5	5	120	-	225	17.6	5.4	99.2	303.25	0.5	-	-	-	-	584	303	6.92	5.2	4.7	98.9	
0.5	5	160	-	298	24.9	5.6	98.9	404.35	0.5	-	-	-	-	797	404	9.54	7.5	2.6	98.9	
0.5	5	200	-	370	32.6	7.0	98.6	506.35	0.5	-	-	-	-	1030	496	12.7	4.3	4.7	98.9	
0.5	10	80	-	153	10.3	5.4	98.9	324.43	0.7	-	-	-	-	182	206	4.5	6.0	4.7	98.9	
0.5	10	160	-	298	24.9	5.6	98.9	102.15	0.5	-	-	-	-	175	100	9.54	7.0	2.6	98.9	
0.5	15	90	-	153	10.3	5.4	98.9	324.43	0.7	-	-	-	-	197	100	9.54	7.0	4.7	98.9	
0.5	15	160	-	298	24.9	5.6	98.9	404.35	0.5	-	-	-	-	200	4.5	6.0	4.7	98.9		
0.5	15	200	-	370	32.6	5.6	98.9	404.35	0.5	-	-	-	-	382	797	404	9.54	7.0	98.9	
0.5	20	80	-	153	10.3	5.4	98.9	324.43	0.7	-	-	-	-	383	206	4.5	6.0	4.7	98.9	
0.5	20	160	-	298	24.9	5.6	98.9	404.35	0.5	-	-	-	-	797	404	9.54	7.0	2.6	98.9	
0.5	20	200	-	370	32.6	5.6	98.9	404.35	0.5	-	-	-	-	1070	510	12.5	5.5	15.1	98.9	
0.5	25	40	-	90	4.6	5.5	98.9	404.35	1	-	-	-	-	242	119	2.94	5.5	6.1	98.9	
0.5	25	80	-	153	10.3	5.4	98.9	324.43	0.7	-	-	-	-	382	1460	726	17.7	5.4	4.5	98.9
0.5	25	120	-	225	17.6	4.2	99.2	303.35	0.5	-	-	-	-	584	301	6.92	5.2	2.7	99.6	
0.5	25	160	-	298	24.9	5.6	98.9	404.35	0.5	-	-	-	-	197	404	9.54	7.0	2.6	98.6	
0.5	25	200	-	370	32.6	5.6	98.9	404.35	0.5	-	-	-	-	297	4.5	6.0	4.7	98.6		
0.5	25	250	-	724	33.2	60.8	99.1	3880.40	4.5	-	-	-	-	1032	496	12.7	8.75	2.4	98.6	
0.5	25	300	-	1670	71.7	57	99.2	4600.32	4	-	-	-	-	2460	1340	26.5	52.5	6.7	99.3	
0.5	25	400	-	790	47.7	56	99.2	3650.40	1.5	-	-	-	-	1460	1800	35.9	94	6.9	99.6	
0.5	25	500	-	724	33.2	60.8	99.1	3880.40	4.5	-	-	-	-	1070	510	12.5	60.5	15.6	99.4	
0.5	25	600	-	1670	71.7	57	99.2	4600.32	4	-	-	-	-	2460	1340	26.5	7.2	99.4		
0.5	25	700	-	790	47.7	56	99.2	3650.40	1.5	-	-	-	-	1460	726	17.7	54	10.6	99.2	
0.5	25	800	-	1300	60.3	128	99.1	8450.39	1.5	-	-	-	-	1220	570	14.6	12.2	27.2	99.2	
0.5	25	900	-	1430	73.7	122	99.1	7780.40	4.5	-	-	-	-	1810	921	20.4	115	16.3	99.2	
0.5	25	1000	-	1750	92.4	91.5	99.3	6430.40	8	-	-	-	-	1460	1800	35.9	94	6.9	99.3	
0.5	25	1200	-	2250	114	100	99.2	6130.42	4	-	-	-	-	1130	1800	22.0	45.9	90	6.7	99.4
0.5	25	1400	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	4210.4	1810	921	20.4	115	16.3	99.2
0.5	25	1600	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	1810	921	20.4	115	16.3	99.2	
0.5	25	1800	-	2310	114	100	99.3	6130.42	4	-	-	-	-	1130	1800	35.9	94	6.9	99.3	
0.5	25	2000	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	2270	1410	30.3	174	18.9	99.2	
0.5	25	2200	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	1810	921	20.4	118	19.4	99.2	
0.5	25	2400	-	2310	114	100	99.3	6130.42	4	-	-	-	-	1460	1800	35.9	94	6.9	99.2	
0.5	25	2600	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	2800	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	2270	1410	30.3	174	18.9	99.2	
0.5	25	3000	-	2310	114	100	99.3	6130.42	4	-	-	-	-	1810	921	20.4	118	19.4	99.2	
0.5	25	3200	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	2460	1340	26.5	100	14.8	99.2	
0.5	25	3400	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	3600	-	2310	114	100	99.3	6130.42	4	-	-	-	-	4210.4	1810	921	20.4	118	19.4	99.2
0.5	25	3800	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	4000	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	2270	1410	30.3	174	18.9	99.2	
0.5	25	4200	-	2310	114	100	99.3	6130.42	4	-	-	-	-	1810	921	20.4	118	19.4	99.2	
0.5	25	4400	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	2460	1340	26.5	100	14.8	99.2	
0.5	25	4600	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	4800	-	2310	114	100	99.3	6130.42	4	-	-	-	-	4210.4	1810	921	20.4	118	19.4	99.2
0.5	25	5000	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	5200	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	2270	1410	30.3	174	18.9	99.2	
0.5	25	5400	-	2310	114	100	99.3	6130.42	4	-	-	-	-	1810	921	20.4	118	19.4	99.2	
0.5	25	5600	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	2460	1340	26.5	100	14.8	99.2	
0.5	25	5800	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	6000	-	2310	114	100	99.3	6130.42	4	-	-	-	-	4210.4	1810	921	20.4	118	19.4	99.2
0.5	25	6200	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	6400	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	2270	1410	30.3	174	18.9	99.2	
0.5	25	6600	-	2310	114	100	99.3	6130.42	4	-	-	-	-	1810	921	20.4	118	19.4	99.2	
0.5	25	6800	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	2460	1340	26.5	100	14.8	99.2	
0.5	25	7000	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	7200	-	2310	114	100	99.3	6130.42	4	-	-	-	-	4210.4	1810	921	20.4	118	19.4	99.2
0.5	25	7400	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	7600	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	2270	1410	30.3	174	18.9	99.2	
0.5	25	7800	-	2310	114	100	99.3	6130.42	4	-	-	-	-	1810	921	20.4	118	19.4	99.2	
0.5	25	8000	-	2760	129.0	95	99.3	7670.32	4	-	-	-	-	2460	1340	26.5	100	14.8	99.2	
0.5	25	8200	-	1430	3.7	122	99.1	7780.40	4.5	-	-	-	-	1130	1800	35.9	94	6.9	99.2	
0.5	25	8400	-	2310	114	100	99.3	6130.42	4	-	-	-	-	4210.4	1810	921	20.4	118	19.4	99.2
0.5	25	8600	-	2760	129.0	95	99.3	7670.32	4	-</										

Practical designs appear to be limited to 1 kV input voltage, 5 to 10 kHz conversion frequency and 500 kW output power. These limitations are dictated by breakdown voltage of the high speed solid state switches (Silicon controlled rectifiers). Series connection of more than four of these devices will not produce reliable operation. Consequently, because of the 1 kV operation, the output power is limited by the current-handling capability of the SCR, approximately 2000 A peak which limits the maximum output power to 500 kW maximum. Component values were calculated for all 111 design points and evaluated on the basis that in the future a more suitable, fast high voltage solid state switch will be available. All other components appear to be within the capabilities of today's technology.

5.1 Electrical Design

5.1.1 Inverter Design

The design analyzed is a parallel resonant bridge inverter described in Subsection 2.3 of this report. The inverter consists of two resonant inverters that are started with their voltages in phase. A load is connected between the two. Since the instantaneous voltage at the output of each inverter is identical, no initial voltage is present across the load. Changing the phase of one inverter relative to the other will produce a voltage difference across the load. Usually the maximum phase shift allowed is 144 degrees because of the stability problems stated in Subsection 2.3.1.

5.1.2 Component Ground Rules

During the analysis, the following ground rules were adhered to.

- 1) No greater than 2,000 A peak will flow in any branch of the circuit. This limit was chosen because of SCR current rating.
- 2) Capacitor current will be limited to 175 A rms because of capacitor bushing limitations.
- 3) Maximum peak voltage per SCR is limited to 700 V. Based on the best available SCR for high frequency inverter application and allowing for reasonable voltage derating. (Specification limit 1000 V for a fast SCR.)
- 4) 4000 V maximum stress per saturable reactor.

5.1.3 Design Points

Capacitor values, inductor values, transformer parameters, saturable reactors, were calculated for all 116 points.

The solid state switches (SCRs) limit the practical input line voltage to 1 kV. High speed SCRs are available that can handle 1 kV each. Reasonable derating to 700 V is advisable for a reliable design. During inverter operation, the peak voltage across the switch will approach two and one half times the line voltage. Therefore $((1 \text{ kV} + 10\%) \times 2.5) = 2.75 \text{ kV}$. Four SCRs in series will be required. The next available voltage is 7 kV which would require 28 SCRs in series. Reliable commutation of 28 SCRs at the conversion frequency of 5 kHz minimum is not obtainable with today's technology. Therefore, the usable input voltage is limited to 1 kV. Practical current handling capability of high speed SCRs is approximately 2000 A peak. The combination of 1000 V, 2000 A and the circuit operating Q limit the output power to 500 kW at 5 and 15 kHz conversion frequencies. At a conversion frequency of 25 kHz, the current must be dropped to approximately 1000 A because of the per cycle switching losses. Therefore, the maximum output power is 250 kW at 25 kHz conversion frequency.

5.1.4 Typical 0.5 MW 1 kV Module

A typical 0.5 MW 1 kV module will operate as described in Subsection 2.3.1 of this report. The schematic is as shown in Figure 5 except that each SCR and its corresponding snubber network will require four SCRs and snubbers connected in series and a resistor in parallel with each SCR. Also, the commuting capacitors will require four each capacitors connected in parallel to stay within the rms current rating of the capacitor bushings. The count of all components remains the same, one diode/SCR string, one saturable reactor/string, etc. Efficiency of the inverters at all frequencies varies from 85 to 90 percent, 25 kHz being the least efficient and 10 kHz being the best, but only slightly better than 5 kHz. To obtain higher power output at 1 kV input voltage, the study paralleled the outputs of an appropriate number of 500 kW modules to produce the required output power (e.g., 14 required for 7 MW out).

Selection of the SCRs will follow the criteria set forth in paragraph 5.1.3. Capacitive and resistive compensation across the series-connected SCRs are designed in the same manner as the diode string discussed in paragraph 4.1.4.1. That is, capacitive

compensation is required for reverse recovery charge differences and resistive compensation is added for differences in leakage.

The bulk of the losses (72 percent) are distributed equally between the SCRs and the series resonant inductors. The output transformer and control circuitry account for 11 percent and 4 percent respectively. The remaining 13 percent are distributed equally among the saturable reactors, SCR shunt diodes, snubber networks and series resonant capacitors.

5.2 Mechanical Designs

Thirty-three design points were evaluated for minimum weight design. The same 33 design points were then evaluated for a minimum volume design. A starting temperature of 20°C and pressure from 20.58 to 29.92 in. of mercury were used. Cooling media were air, water, oil. Conventional components and heat sinks and accessories were utilized. No allowance was made for electrical or mechanical interfaces with other subsystems (e.g., high voltage bushings, connectors, air ducts, etc.).

The results show that the minimum weight design is air insulated with air and water cooling and voltage isolation provided only at the mounting surface. Minimum volume design was produced with the electronics enclosed in a tank of oil and water cooling provided.

Each of the major components were cooled as follows:

	Type Design	
	Min Weight	Min Volume
SCRs	Water	Oil
Diodes	Air	Oil
Output Transformer	Adiabatic	Adiabatic
Linear Reactor	Adiabatic	Adiabatic
Saturable Reactor	Water	Water
All Resistors	Air	Oil
All Capacitors	Adiabatic	Adiabatic
Control Circuitry	Air	Oil

The saturable reactors, because of their small size and high heat density, require water cooling in both the minimum weight and minimum volume design.

Transformer analysis at the power level being considered produced unusual results. Normally one would expect the transformer size to decrease in proportion to the square root of the increase in frequency. The factor $\sqrt{f_2/f_1}$ requires that a constant flux density be utilized in the core material. In the transformer designs executed, it became apparent that considerable insulation would be required. Also, due to the high currents involved, copper thickness was limited by skin effects and proximity effects. The added insulation and high current density combine to limit the minimum coil size, therefore the minimum practical core size. Since the core size is limited, the core flux density decreases with an increase in frequency as illustrated in Figure 29 invalidating the $\sqrt{f_2/f_1}$ relationship. Figures 30 and 31 illustrate the weight and volume of the transformer versus frequency. A point of diminishing return is reached at approximately 10 kHz. Also, notice that as the voltage increases, the weight and volume increase in an accelerated manner because the insulation is becoming an increasingly larger percentage of the coil area.

5.3 Summary Tables and Conclusions

Table 18 presents the results of the inverter study for the minimum weight and the minimum volume designs. Major points to be kept in mind when evaluating the results are that all transformers are designed to be run in oil. The minimum weight design must contain a case for the transformer and the oil. Minimum volume designs have the entire electronics immersed in oil; therefore, the transformer weight is just the coil and core.

If the input voltage, conversion frequency and output power are held constant, a transformer becomes less efficient with increased output voltage because of the poorer coupling caused by the increased insulation requirements.

As the conversion frequency increases, SCRs and their associated snubbers and saturable reactors are the major cause of increased inefficiency since their losses are on a per cycle basis. Transformer losses decrease because of the lower flux density as described earlier in this report.




Figure 29 - Inverter Power Transformer Design Flux Density




Figure 30 - Inverter Power Transformer Core and Coil Volume Versus Output Voltage
and Operating Frequency




Figure 31 - Inverter Power Transformer Core and Coil Weight Versus Output Voltage and Operating Frequency

Since it became apparent during in this study that it was not possible to use SCRs in this configuration at input voltages greater than 1000 V, it was agreed that in lieu of providing all designs at higher voltages, we would perform additional analysis at 1000 V, 500,000 W and 10 kHz. This information is also presented in Table 18.

A series resonant bridge inverter can be built with presently available hardware at a conversion frequency of 5 to 10 kHz and 1 kVdc input voltage to provide an output of 500 kW at 40 kV to 200 kVdc.

6. PULSE FORMING NETWORK PHASE II

Sixty-five design points were evaluated for both minimum weight and minimum volume resulting in a total of 130 point designs. These designs followed closely the preliminary design approach except that no inverter charging circuits were employed.

6.1 Electrical Design Approach

A certain commonality was determined which allowed the selection of groups of components such as PFLs, charging chokes and diode assemblies. These groups were then used as building blocks for the required design points. Present state-of-the-art components were used except for the charging chokes which were specially designed during the study.

6.1.1 Pulse Forming Lines

The PFL configurations each used groups of 12 capacitors arranged with thyratrons according to Figure 10, depending on pulse duration. Capacitor value and energy storage were used to describe five basic types of PFL from which each point design could be constructed. These PFL types are described in Table 19.

Because of the reduced operating burst duration (120 sec) allowed for the Phase II designs, the capacitor energy density has been set at a nominal 70 J/lb. However, as indicated in Table 19, the actual densities vary with the unit capacitance chosen. This results from effects of case margins used in scaling a 60 J/lb, 0.84 μ F capacitor of known dimensions.⁽⁵⁾ A dissipation factor of 0.5 percent was used to calculate losses in the PFL capacitors.

(5) From Reference 2, p. 8

TABLE 18
INVERTER DESIGN RESULTS

Inv. No.	Input Power (kW)	Conversion Output (kVA)	Voltage (kV)	Frequency (Hz)	Min. Vol. (ft.)	Min. Wt. (lb.)	Min. Vol. (ft.)	Min. Wt. (lb.)	Efficiency %	Net Load (lb.)	Air Flow (CFM) & 1 in. H ² O COP Min. Weight		H ₂ O Flow Min. Weight					
											(GPM)	(GPM)	(in. H ² O)	(GPM)				
0.5	1	5	40	23.2	20.6	781	721	809	89.8	62.1	828	2.5	32.9	30	0.5	12.9	1	
0.5	1	5	60	23.8	21.2	804	727	868	89.0	62.1	828	2.5	32.9	30	0.5	12.9	1	
0.5	1	5	120	24.6	21.8	829	733	896	88.9	62.5	828	2.5	32.9	30	0.5	12.9	1	
0.5	1	5	160	25.2	22.4	849	739	938	88.8	63.1	828	2.5	32.9	30	0.5	12.9	1	
0.5	1	5	200	25.9	23.0	891	747	1,000	88.7	63.6	828	2.5	32.9	30	0.5	12.9	1	
0.5	1	10	40	18.1	16.1	603	594	635	90.0	56.4	1,010	4.0	23.3	11	0.5	19.7	1	
0.5	1	10	60	18.9	16.8	626	589	676	90.0	56.7	1,010	4.0	23.3	11	0.5	19.7	1	
0.5	1	10	120	19.8	17.6	650	594	727	91.0	57.1	1,010	4.0	23.3	11	0.5	19.7	1	
0.5	1	10	160	21.1	18.8	678	599	791	91.0	57.5	1,010	4.0	23.3	11	0.5	19.7	1	
0.5	1	10	200	21.6	19.2	706	606	869	91.0	58.0	1,010	4.0	23.3	11	0.5	19.7	1	
0.5	1	15	120	15.9	14.2	526	523	586	91.5	58.9	1,030	6.0	17.4	22	0.5	26.7	1	
0.5	1	25	120	25.0	22.2	713	757	817	91.0	86.8	1,770	14	13.5	31	1	17.9	1	
7	7	10	40	356	292	11,580	11,240	11,970	90.7	715	13,770	24	40.9	20	9	36.4	1.5	
7	7	10	120	356	292	11,630	11,290	12,180	90.6	722	13,770	24	40.9	20	9	36.4	1.5	
7	7	10	200	356	292	11,690	11,350	12,510	90.6	729	13,770	24	40.9	20	9	36.4	1.5	
7	1	10	200	302	257	9,880	8,320	12,170	90.6	812	14,100	56	30.7	11	2	19.7	1	
14	1	5	40	649	541	21,870	19,580	22,650	99.8	1,590	23,180	70	32.9	40	14	44.8	1	
14	1	5	80	688	557	22,510	19,740	23,740	99.0	1,740	23,180	70	32.9	30	14	44.8	1	
14	1	5	120	688	574	23,210	19,910	25,090	99.9	1,750	23,180	70	32.9	30	14	44.8	1	
14	1	5	160	704	589	23,770	20,570	26,260	98.8	1,770	23,180	70	32.9	30	14	44.8	1	
14	1	5	200	725	605	24,950	20,220	29,060	98.7	1,780	23,180	70	32.9	30	14	44.8	1	
14	1	15	120	446	372	14,730	14,200	16,410	99.0	1,570	28,870	166	17.4	22	14	46.7	1	
14	1	25	120	700	584	19,960	20,560	22,860	95.2	2,410	49,670	392	13.5	31	28	37.9	1	
21	7	10	40	1,070	876	34,740	31,720	35,910	93,880	90.7	2,150	41,320	72	40.9	20	27	36.4	1.5
21	7	10	120	1,070	876	34,900	33,870	36,540	64,040	90.6	2,170	41,320	74	40.9	20	27	36.4	1.5
21	7	10	200	1,070	876	35,080	34,050	37,600	64,220	90.6	2,190	41,320	72	40.9	20	27	36.4	1.5
30	1	5	40	1,380	1,129	46,860	41,500	48,540	74,110	89.9	3,440	49,680	150	14.9	30	14	44.8	1
30	1	5	80	1,431	1,172	48,240	41,940	50,880	75,490	89.0	3,720	49,680	150	14.9	30	14	44.8	1
30	1	5	120	1,474	1,207	49,740	42,290	51,760	76,940	88.9	3,750	49,680	150	14.9	30	14	44.8	1
30	1	5	160	1,509	1,240	50,940	42,630	56,280	78,200	88.8	3,790	49,680	150	14.9	30	14	44.8	1
30	1	5	200	1,553	1,273	53,560	43,160	62,260	79,590	86.7	1,820	49,680	150	14.9	30	14	44.8	1
30	1	15	120	936	784	31,560	30,170	35,160	50,640	89.4	3,360	61,860	360	17.4	24	36	46.7	1
30	1	25	120	1,576	1,210	42,780	41,670	49,020	77,840	85.7	5,410	106,440	840	13.5	31	66	57.9	1

TABLE 19
PFL CLASSIFICATION

PFL Type	Capacitor Value- μ F	Number of Capacitors	Energy Stored in PFL-kJ	Capacitor Density J/lb
a	0.25	12	2.4	58.5
b	0.33	12	3.13	62
c	0.45	12	4.32	66
d	0.50	12	4.80	67
e	0.66	12	6.25	69

Inductance values were calculated for each combination of PFL type and pulse duration. Using the formula for single-layer solenoids the inductors were designed and the losses were calculated. Losses were based on the AC resistance during the rise and fall of the pulse and the DC resistance during the flat portion of the pulse.(6)

6.1.2 End-of-Line Clippers

The end-of-line clippers have been sized to withstand the reverse pulse current of a dead short circuit and the average current and power due to a steady 25 percent undermatch at the PFN load. The effect of mismatch has been illustrated in Figures 8 and 9. Approximately 2 percent of the power incident on the load would be reflected in this case. Diode current rating was determined as described earlier in Subsection 2.4.3. For the most part, clippers are made up of 40 stud-type diodes (Westinghouse R500-15) in series. A few designs required the additional current and thermal capabilities of the puck-type devices (Westinghouse R620) which have been used in stacks of 20. In general, the 5 and 10 sec designs required two clipper stacks per module (see Figure 10) and the longer pulse durations required one stack per module.

(6) Glasoe, G.N. and Lebacqz, J.V., eds., *Pulse Generators*, McGraw-Hill, New York (1948), p. 214.

6.1.3 Charging Circuits

Wherever possible sequential, four-module charging is used to smooth out the charging current and keep the charging chokes at reasonable sizes. Those design points which have less than four thyratrons or have a number of thyratrons not evenly divisible by four are not suitable for this approach. For example, each of the 0.5 MW designs utilizes only one or two thyratrons and therefore has a single charging module. Also, design points 17 and 31 were found to require nine and 18 thyratrons, respectively, so three charging modules were used in these cases.

The basic charging module (or submodule) services two thyratrons and their associated PFLs. Larger charging modules (those servicing two, three or four pairs of thyratrons) have multiple charging chokes in parallel in direct proportion to the increased PFL capacitance to keep the charging time constant. Thus, each PFL type (Table 19) has a specific charging inductance specified for it for each of the ten possible pulse repetition frequencies (PRFs).

In the four-module sequential charging there is an overlap such that each charge takes about one-third of the available time. An allowance of 200 μ sec is added for thyratron recovery prior to reapplication of charging voltage after a pulse. The charging period in milliseconds for which each choke is designed is related to PRF by

$$T_{charge} = 1/3 \left(\frac{1000}{PRF} - 0.2 \right)$$

A total of 13 separate charging chokes were specified and designed. Their values and the numbers of chokes used for each design point are summarized in Table 20.

Also part of the charging module are the blocking diodes and command SCRs. Each blocking diode is rated for 1.5 times the PIV of 40 kV. Each stack is comprised of 20 diodes each rated 3 kV. In Table 20 the diodes are indicated as "S" for stud-type (Westinghouse R600-20) and "P" for puck-type (Westinghouse R620-30). Similarly, the command SCR stacks are rated for twice the normal hold-off voltage of 20 kV and are made up of 20 diodes each rated for 2 kV. In Table 20 the SCRs are indicated as "S" for stud-type (Westinghouse T700-35) and "P" for puck-type (Westinghouse T750-55). Compensating RC networks are included in each diode and SCR stack.

A snubber circuit is included in each charging module to divert high frequency spikes which might otherwise occur between the charging SCR and the input to the charging choke.

TABLE 20
CHARGING CIRCUIT DESIGNS

Design Point	Average Power (MW)	Charging Choke		Qty. Per Module	Qty. of Modules	Blocking Diodes Stacks Per Module	SCR Stacks Per Module
		Inductance Per Choke (mH)	Weight Per Choke (lb)				
1-5	0.5	276	90	1	1	1-S	1-S
6-10	7	15.9	63	1	4	1-S	1-S
11-15	7	33.8	88	1	4	1-S	1-S
16	7	116	80	3	3	3-S	1-S
17	7	78	79	2	3	2-S	1-S
18-20	7	104	75	2	4	2-S	1-S
21-25	7	140	89	2	4	2-S	1-S
26-30	14	15.9	63	2	4	2-P	1-S
31	14	27.8	75	3	3	3-S	1-S
32-35	14	25	77	2	4	2-P	1-S
36-40	14	33.8	88	2	4	2-P	1-S
41-45	21	8.93	45	3	4	3-S	1-P
46-50	21	15.9	63	3	4	3-S	1-P
51-55	21	14.6	82	2	4	2-S	1-P
56-60	30	4.97	65	2	4	2-P	1-P
61-65	30	6.85	77	2	4	2-P	2-P

6.1.4 Risetime Variations

One task of this program was to evaluate the impact on subsystem efficiency, weight and volume of varying the risetime for designs 24, 29, 44, 49 and 64 through the range of 1.5 to 6 μ sec.

The design points in question are all for a pulse duration τ of 30 μ sec for which the nominal risetime τ_r is determined from

$$\tau_r = \frac{\tau}{2N} = \frac{30 \mu\text{sec}}{2 \times 12} = 1.25 \mu\text{sec}$$

... the number of sections in each PFL (see Figure 10).

Therefore, the existing PFL configuration is adequate for the entire range of risetimes. Increase in risetime could be attained by simply allowing some additional inductance in the discharge circuit or in the anode circuit of the thyratrons.

No change would be required in the number of thyratrons since average current is the determining factor for all the points in question. Neither peak current nor di/dt would dictate a change in the number of thyratrons for this range of pulse risetime.

The principal effect of the variation in risetime would be found in the design and construction of an output pulse transformer which might be used with these PFN subsystems. The leakage inductance, load impedance and secondary voltage would combine to impact the transformer design. Apart from the transformer, which is not a subject of the present study, it can be concluded that the effect of the risetime variations mentioned above would be negligible on the PFNs as presently configured.

6.2 Mechanical Design Approach

Mechanical designs have been prepared for both minimum weight and minimum volume configurations for 65 design points. The environment included an ambient temperature of 20°C and a pressure variation from 20.58 to 29.92 in. of mercury, that is, from sea level to 10,000 ft altitude. Cooling techniques included the use of air, water, oil and heat absorption by component mass described as "adiabatic".

Conventional components, heat sinks and accessories were used. Neither electrical nor mechanical interfaces such as connectors, bushings, air ducting, etc. between subsystems were considered since such interface devices could be expected to vary widely with the particular application of individual subsystems.

Minimum weight designs utilized ambient air insulation, forced air and water cooling, and provided voltage isolation from surroundings only on the mounting base. Minimum volume designs were enclosed in oil tanks and used water cooling or the adiabatic heat absorption capability of oil, for cooling and heat transfer.

Cooling techniques used for each of the PFN components are listed in Table 21. In the minimum weight designs all the blocking diodes are air-cooled except for the 30 MW design points 61 through 65. Similarly, all the command charge SCR stacks are air-cooled except for design points 41 through 65.

TABLE 21
PFN COMPONENT COOLING

Component	Cooling Technique	
	Min. Weight	Min. Volume
Thyatron	Air	Oil
Pulse Capacitors	Adiabatic	Adiabatic
PFL Coils	Water	Oil
Clipper Diodes	Air	Oil
Clipper Resistors	Water	Water
Blocking Diodes	Air/Water	Oil
Command SCRs	Air/Water	Oil
Snubber Network	Air	Oil
Charging Choke	Adiabatic	Adiabatic

6.3 Results

The design data are summarized in Table 22 for minimum weight and volume. In general, the minimum volume designs result in a considerable weight penalty. The density, based on wet weight, is about $20 \text{ lb}/\text{ft}^3$ for the minimum weight designs and increases to approximately $65 \text{ lb}/\text{ft}^3$ for the minimum volume designs. Most of the weight increase is due to packaging in oil rather than air to achieve minimum volume.

7. CONCLUSIONS

Phases I and II of this program have resulted in preliminary and detailed designs of four power conditioning subsystems using presently available components and technology. The numbers of detailed designs are summarized in Table 23.

The inverter designs were limited by the capability of SCR switches in terms of voltage and high frequency operation.

In general, the necessity of packaging in oil to achieve minimum volume resulted in a substantial weight penalty over the minimum weight designs. Typically, a reduction in volume of 50 percent was accompanied by a weight increase by a factor of two.

Interfacing elements such as bushings, and interconnections which would be involved in any system comprised of several of the subsystems were not included because these items would vary widely from one system to another. In fact, economies in weight and volume would probably result if two or more subsystems could be packaged in a common envelope. An example of this was demonstrated by the inverter-charged PFN studied during Phase I.

TABLE 22
PPM DESIGN RESULTS

Design No.	Avg. Power (kW)	Energy (kWh)	Rep. Rate (Hz)	Pulse Width (μs)	Total Volume			(Dry) Total Weight			(Wet) Total Weight			Heat Load (kW)	Air Flow (CFM)	H ₂ O Flow (GPM)		
					Min. Wt. (lb/ft ³)	Min. Vol. (ft ³)	(lb)	Min. Wt. (lb)	Min. Vol. (lb)	(lb)	Min. Wt. (lb)	Min. Vol. (lb)	(lb)			Total Min. Weight (lb)	Min. Weight (lb)	Min. Volume (lb)
1	0.5	10	50	5	39.2	30.9	842	872	857	1800	89.7	57.5	860	1.57	1.06			
2	0.5	10	50	10	30.3	23.9	695	715	710	1430	90.6	51.9	730	1.22	1.06			
3	0.5	10	50	20	30.3	21.9	711	732	726	1450	90.8	50.8	730	1.12	1.06			
4	0.5	10	50	30	31.5	24.9	660	679	676	1410	90.8	50.8	730	1.12	1.06			
5	0.5	10	50	40	32.8	25.8	675	694	692	1460	90.8	50.8	730	1.11	1.06			
6	7	25	280	5	129	89.2	2630	2710	2770	94.3	427	7440	18.9	14.6				
7	7	25	280	10	129	89.2	2710	2790	2850	94.6	397	7440	16.1	14.6				
8	7	25	280	20	129	89.2	2560	2630	2700	94.7	388	7440	15.3	14.6				
9	7	25	280	30	135	92.8	2640	2710	2780	94.7	388	7440	15.3	14.6				
10	7	25	280	40	140	96.4	2720	2800	2850	94.7	388	7440	15.3	14.6				
11	7	50	140	5	194	122	3910	4040	4100	8220	93.8	459	7840	19.1	14.6			
12	7	50	140	10	180	113	3720	3820	3880	7690	94.5	408	7300	15.1	13.8			
13	7	50	140	20	180	113	3520	3620	3670	7480	94.6	400	7300	14.3	13.8			
14	7	50	140	30	163	102	3220	3320	3390	6780	94.6	400	7300	14.4	13.8			
15	7	50	140	40	170	106	3280	3380	3450	6990	94.6	400	7300	14.4	13.8			
16	7	75	93.3	5	291	182	5840	6010	6180	12450	93.6	482.12	6470	19.1	14.6			
17	7	75	93.3	10	221	118	4460	4590	4660	9390	93.2	508.84	7701	20.3	19.6			
18	7	75	93.3	20	206	129	4340	4460	4480	8990	93.6	476	7310	14.7	14.1			
19	7	75	93.3	30	214	114	4460	4590	4620	9120	93.6	478	7310	14.7	14.1			
20	7	75	93.3	40	222	139	4600	4730	4770	9660	93.6	478	7310	14.7	14.1			
21	7	100	70	5	415	267	7310	7540	7520	17350	92.4	579	9310	19.1	14.6			
22	7	100	70	10	295	190	5880	6050	6030	12880	93.2	542	7763	15.1	13.7			
23	7	100	70	20	290	187	5790	5960	5970	12680	93.4	496	7280	14.4	13.6			
24	7	100	70	30	240	154	5070	5220	5250	10720	93.4	496	7280	14.4	13.6			
25	7	100	70	40	249	160	5010	5150	5200	10880	93.4	496	7280	14.4	13.6			
26	14	50	280	5	277	175	5260	5400	5540	11700	94.4	847.55	14530	17.8	19.7			
27	14	50	280	10	277	175	5410	5570	5700	11840	94.7	789	14530	14.3	29.7			
28	14	50	280	20	277	175	5100	5250	5380	11540	94.8	771	14530	10.6	29.7			
29	14	50	280	30	288	183	5260	5420	5520	11890	94.8	771	14530	10.6	29.7			
30	14	50	280	40	299	189	5430	5590	5740	12420	94.8	771	14530	10.6	29.7			
31	14	75	186.6	5	100.72	193	6140	6420	6490	17400	94.4	860	14620	38.1	28.2			
32	14	75	186.6	10	294.94	190	5930	6100	6200	12940	94.7	790	14390	11.3	28.2			
33	14	75	186.6	20	294.94	190	5710	5870	5990	12720	94.8	768	14390	29.3	28.2			
34	14	75	186.6	30	307	197	5840	6010	6130	13140	94.8	768	14390	29.3	28.2			
35	14	75	186.6	40	319	205	5980	6150	6270	13570	94.8	768	14390	29.3	28.2			
36	14	100	140	5	415	267	7780	8000	8040	17810	94.0	893.3	15190	38.2	28.6			
37	14	100	140	10	386	256	7420	7640	7740	17030	94.7	790	14310	30.1	27.6			
38	14	100	140	20	386	256	7140	7340	7440	16730	94.8	774	14320	28.5	27.6			
39	14	100	140	30	327	240	6440	6620	6770	14240	94.8	776	14320	26.8	27.6			
40	14	100	140	40	339	218	6550	6740	6900	14670	94.8	776	14320	28.7	27.6			
41	21	50	420	5	384	247	6880	7070	7230	16100	94.7	1170	19940	54.1	38.2			
42	21	50	420	10	384	247	7020	7220	7390	15950	95.1	1090	19940	45.9	38.2			
43	21	50	420	20	384	247	6530	6720	6890	15450	95.1	1060	19940	43.1	38.2			
44	21	50	420	30	399	257	6820	7010	7190	16420	95.1	1060	19940	43.4	38.2			
45	21	50	420	40	415	267	7100	7310	7500	17100	95.2	1060	19940	43.3	38.2			
46	21	75	280	5	388	251	7360	7570	7790	16770	94.2	1285	20040	60.6	44.6			
47	21	75	280	10	388	251	7600	7810	8030	17010	94.6	1200	20040	52.3	44.6			
48	21	75	280	20	388	251	7110	7340	7560	16530	94.7	1170	20040	49.7	44.6			
49	21	75	280	30	404	262	7380	7590	7760	17180	94.7	1170	20040	49.7	44.6			
50	21	75	280	40	420	271	7620	7840	8090	17820	94.7	1170	20040	49.7	44.6			
51	21	100	210	5	415	267	7760	7980	8180	17790	94.2	1290	20040	63.2	45.0			
52	21	100	210	10	415	267	7250	7970	8170	17880	94.6	1190	20040	53.4	45.0			
53	21	100	210	20	415	267	7420	7640	7840	17440	94.8	1140	19900	48.5	43.0			
54	21	100	210	30	432	278	7630	7850	8070	18080	94.9	1140	19900	48.4	43.0			
55	21	100	210	40	449	289	7850	8070	8300	18710	94.9	1140	19900	48.3	43.0			
56	30	75	400	5	512	329	8840	9090	9310	21290	94.3	1810	27640	73.8	53.2			
57	30	75	400	10	512	329	9030	9290	9520	21490	94.6	1700	27640	63.4	53.3			
58	30	75	400	20	512	329	8480	8720	9060	20930	94.7	1680	27720	61.6	54.5			
59	30	75	400	30	532	343	8860	9120	9460	21840	94.7	1680	27720	61.5	54.5			
60	30	75	400	40	551	356	9240	9510	9870	22740	94.7	1680	27720	61.4	54.5			
61	30	100	300	5	518	311	9330	9600	9920	21860	94.6	1720	25560	93.9	63.6			
62	30	100	300	10	518	311	9650	9920	10240	22180	95.0	1590	25560	81.9	63.6			
63	30	100	300	20	518	311	9030	9280	9610	21550	95.1	1550	25560	78.5	63.6			
64	30	100	300	30	519	314	9350	9620	9960	22400	95.1	1550	25560	78.3	63.6			
65	30	100	300	40	560	357	9680	9960	10310	23260	95.1	1550	25560	78.2	63.6			

TABLE 23
PHASE II DESIGN SUMMARY


Designs			
Subsystems	Electrical	Min. Weight	Min. Volume
Pulse Forming Networks	65	65	65
Inverter Fed Rectifiers	60	60	60
Three-Phase Rectifiers	60	60	60
Inverters	116	33	33

APPENDIX A

SELECTED ARTIST CONCEPTS AND SCHEMATICS

This appendix contains artist concepts and schematics for a minimum weight and a minimum volume design point for each of the four subsystems as selected by the Air Force. Each design has been based on intermittent operation with a maximum burst duration of two minutes.

**THREE-PHASE RECTIFIER MINIMUM WEIGHT CON
FOR 21 MW, 100 kVdc, 600 Hz**



13068

**Figure 32 - Three-Phase
21 M**

THREE-PHASE RECTIFIER MINIMUM WEIGHT CONCEPT
FOR 21 MW, 100 kVdc, 600 Hz




Figure 32 - Three-Phase Rectifier Minimum Weight Concept for
21 MW, 100 kVdc, 600 Hz




Figure 33 - Three-Phase Rectifier Schematic for 21 MW, 100 kVdc, 600 Hz







Figure 34 - Three-Phase Rectifier Minimum Volume Concept for
7 MW, 1 kVdc, 1.8 kHz




DESIGN POINT BLOCK DIAGRAM




a) TYPICAL SCR MODULE




c) TYPICAL 1 kV MODUL



SCR MODULE




b) GATE TRIGGER CIRCUIT




Typical 1kV MODULE

DESIGN POINT CIRCUITS



d) TRIGGER SEQUENCE

Figure 35 - Three-Phase Rectifier Schematic for 7 MW, 1 kVdc, 1.8 kHz



13068




Figure 36 - Inverter-Fed Rectifier Minimum Weight Concept for
7 MW, 200 kVdc, 10 kHz

AD-A117 736

RAYTHEON CO. BEDFORD MA MISSILE SYSTEMS DIV
POWER CONDITIONING SUBSYSTEM DESIGN.(U)

F/G 10/2

JAN 82 J J MORIARTY, A M HERLING
UNCLASSIFIED BR-1305B

F33615-79-C-2079

ML


AFWAL-TR-82-2005

2 112

A.F. 2

1982

END
DATE FILMED
09-82
DTIC







Figure 37 - Inverter-Fed Rectifier Schematic for
7 MW, 200 kVdc, 10 kHz



13058




Figure 38 - Inverter-Fed Rectifier Minimum Volume Concept for
0.5 MW, 80 kVdc, 20 kHz





Figure 39 - Inverter-Fed Rectifier Schematic for 0.5 MW, 80 kVdc, 20 kHz



**Figure 40 - Inverter Minimum Weight Concept for
7 MW, 1 kVdc in, 200 kVdc out, 10 kHz**





Figure 41 - Inverter Schematic for 7 MW, 1 kVdc in, 200 kVdc out, 10 kHz






Figure 42 - Inverter Minimum Volume Concept for
0.5 MW, 1 kVdc in, 120 kVdc out, 15 kHz




Figure 43 - Inverter Schematic for 0.5 MW, 1 kVdc in, 120 kVdc out, 15 kHz







Figure 44 - PFN Minimum Weight Concept for 7 MW, 25 kJ, 20 μ sec, 280 Hz





PFN MODULE SCHEMATIC 1.75 MW, 6.25 kJ, 20 μ sec, 280 Hz

Figure 45 - PFN Schematic for 7 MW, 25 kJ, 20 μ sec, 280 Hz






Figure 46 - PFN Minimum Volume Concept for 30 MW, 75 kJ, 5 μ sec, 400 Hz





Figure 47 -




Figure 47 - PFN Schematic for 30 MW, 75 kJ, 5 μsec, 400 Hz

